专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5642412A Isolated high impedance, DC current sources for telecommunications applications 失效
标题翻译：用于电信应用的隔离高阻抗直流电流源
公开(公告)号：US5642412A
公开(公告)日：1997-06-24
申请号：US361955
申请日：1994-12-22
申请人： Welles Reymond
发明人： Welles Reymond
IPC分类号： H04M19/00
CPC分类号： H04M19/005
摘要： An isolated, high impedance, DC current source is provided from a readily available AC type source. The DC current source includes an isolating transformer which receives the AC source signal and provides an isolated AC voltage signal therefrom, a resonant low pass filter which is tuned to the frequency of the AC type source and which takes the AC isolated voltage signal and generates therefrom an AC current source signal, and a rectifier which rectifies the AC current source signal to provide a DC current source signal. A voltage limiting clamp is preferably coupled to the rectifier in order to limit the output voltage to a desired level. The resonant low pass filter is preferably comprised of two substantially equally valued inductors coupled to respective poles of the secondary winding of the isolating transformer, and a capacitor which is coupled to both of the inductors. In one embodiment, the AC type source is a 5 V CMOS clock signal, and the output current source generates a sealing current of between 4 and 10 milliamps for telecommunications equipment. In another embodiment, the AC type source is chosen for a desired voltage and frequency, and a plurality of DC current source circuits are coupled to the AC type source in order to distribute power to repeaters or other remote equipment.
摘要翻译：一个隔离的，高阻抗的直流电流源由一个容易获得的交流电源提供。直流电流源包括隔离变压器，其接收AC源信号并从其提供隔离的AC电压信号，谐振低通滤波器，其被调谐到AC型源的频率并且采用AC隔离电压信号并由其产生交流电流源信号和整流器，其对交流电流源信号进行整流以提供直流电流源信号。电压限制钳位件优选地耦合到整流器，以将输出电压限制到期望的电平。谐振低通滤波器优选地包括耦合到隔离变压器的次级绕组的相应极点的两个基本上同值的电感器，以及耦合到两个电感器的电容器。在一个实施例中，AC型源是5V CMOS时钟信号，并且输出电流源为电信设备产生4至10毫安之间的密封电流。在另一个实施例中，AC型源被选择用于期望的电压和频率，并且多个DC电流源电路耦合到AC型电源，以便将功率分配给中继器或其他远程设备。

2. 发明授权

US5425649A Connector system having switching and testing functions using tapered spring contact elements and actuators therefor 失效
标题翻译：具有切换和测试功能的连接器系统使用锥形弹簧接触元件和致动器
公开(公告)号：US5425649A
公开(公告)日：1995-06-20
申请号：US143443
申请日：1993-10-26
申请人： Welles Reymond
发明人： Welles Reymond
IPC分类号： H01L23/48 , H01R13/24 , H01R43/16 , H05K3/32 , H01R9/09
CPC分类号： H01R12/58 , H01L24/72 , H01R12/714 , H01R13/2421 , H01R13/2464 , H05K3/325 , H01L2924/01005 , H01L2924/01006 , H01L2924/01027 , H01L2924/01033 , H01L2924/01082 , H01R43/16 , H05K2201/10393 , H05K2203/176
摘要： A connector system having an electrical switch capability for connecting a first electrical conductor to a second electrical conductor is provided and includes a spring biased contact element having a first portion for making electrical contact with the first electrical conductor, a second tapered contact portion for mating with a conductive rim of a hole of the second conductor, and a spring portion for biasing the tapered contact portion in the closed position where the second tapered contact portion mates with the conductive rim, and an actuation member for bringing the tapered contact portion into the open position. The actuation member may be a plunger or the like which enters the hole with which the tapered contact portion is mated from the rear side and pushes the tapered contact portion out of contact. The actuation member may have its own electrical characteristics for test purposes, and may be insulated just for opening the circuit, or appropriately insulating and conductive to form a new circuit path. The actuation member may make electrical contact with either the tapered contact portion or the conductive rim either before or after the connection between the tapered contact and the conductive rim is broken. The connector system typically connects several first conductors with several respective second conductors and allows selective switching/testing of one or more individual connections without disturbing the other connections.
摘要翻译：提供具有用于将第一电导体连接到第二电导体的电开关能力的连接器系统，并且包括具有用于与第一电导体电接触的第一部分的弹簧偏压接触元件，用于与第一电导体配合的第二锥形接触部分第二导体的孔的导电边缘和用于在第二锥形接触部分与导电边缘配合的关闭位置中偏压锥形接触部分的弹簧部分，以及用于使锥形接触部分进入开口的致动部件位置。致动构件可以是进入孔的柱塞等，锥形接触部分与后侧配合，并推动锥形接触部分脱离接触。致动构件可以具有用于测试目的的其自身的电特性，并且可以绝缘以仅用于打开电路，或者适当地绝缘和导电以形成新的电路路径。在锥形接触和导电边缘之间的连接断开之前或之后，致动构件可以与锥形接触部分或导电边缘电接触。连接器系统通常将多个第一导体与几个相应的第二导体连接，并且允许选择性地切换/测试一个或多个单独的连接，而不会干扰其它连接。

3. 发明授权

US07535351B2 Acoustic intrusion detection system 有权
标题翻译：声学入侵检测系统
公开(公告)号：US07535351B2
公开(公告)日：2009-05-19
申请号：US11459579
申请日：2006-07-24
申请人： Welles Reymond
发明人： Welles Reymond
IPC分类号： G08B13/00
CPC分类号： G08B13/1672
摘要： An active acoustic intrusion detection system includes a pair of dipole emitters (180 degrees out of phase with each other) which emit an audible frequency f (preferably 1 KHz) and a pair of detectors preferably mounted ¼ wavelength (3 inches) apart in the (non-echoic) nulls of the emitters. The detectors (microphones) spatially sample a stationary wave which is generated by the emitters (speakers). The output of each microphone is fed to an ADC and the digital output of the two ADCs is used to generate a four dimensional vector. At startup, a reference vector is determined and stored. During operation, vectors are sampled, filtered, smoothed and averaged periodically. When an average vector deviates from the reference vector by a set amount, an alarm is generated.
摘要翻译：主动声学入侵检测系统包括发射可听频率f（优选为1KHz）的一对偶极发射器（彼此相差180度）和优选地在（非回音）发射器的空值。探测器（麦克风）在空间上采样由发射器（扬声器）产生的静止波。每个麦克风的输出被馈送到ADC，并且两个ADC的数字输出用于生成四维向量。在启动时，确定并存储参考矢量。在操作期间，向量被周期性地采样，滤波，平滑和平均。当平均矢量偏离参考矢量设定的量时，产生报警。

4. 发明授权

US5818884A High speed synchronous digital data bus system having unterminated data and clock buses 失效
标题翻译：具有无终止数据和时钟总线的高速同步数字数据总线系统
公开(公告)号：US5818884A
公开(公告)日：1998-10-06
申请号：US411343
申请日：1995-03-27
申请人： Welles Reymond
发明人： Welles Reymond
IPC分类号： G06F1/04 , G06F1/10 , G06F13/40 , H03L7/081 , H04J3/06 , H04L7/00
CPC分类号： G06F1/10 , G06F13/4072 , H03L7/0812 , H04L7/0008 , H04L2007/047
摘要： A high speed synchronous digital bidirectional data bus system is provided and includes an M-bit unterminated data bus, an unterminated standing sine wave clock bus, and a plurality of integrated circuit bus interfaces. Each IC bus interface is preferably substantially incorporated on a single CMOS LSI chip and includes M bus drivers with associated send data logic, M data receivers with associated receive data logic, and a clock receiver. The output currents of the bus drivers on all of the chips are preferably stabilized so that each driver drives the bus at substantially the same output current. The drivers are preferably complementary polar driven CMOS logic elements. For this case, for each data receiver, a bus keeper is coupled to the output and the input of the bus receiver to maintain the last state of the data bus. In addition, the clock receivers and the data receivers are embodied as high speed comparators having internal hysteresis. The clock receivers are preferably provided with a delay generator which produces a "guard band" during which the bus drivers are tri-stated before they can drive the data bus. This prevents conflicts on the bus and guarantees end sampling of data.
摘要翻译：提供了一种高速同步数字双向数据总线系统，包括M位未终端数据总线，未终端正弦波时钟总线和多个集成电路总线接口。每个IC总线接口优选地基本上结合在单个CMOS LSI芯片上，并且包括具有相关联的发送数据逻辑的M总线驱动器，具有相关联的接收数据逻辑的M个数据接收器和时钟接收器。所有芯片上的总线驱动器的输出电流优选地是稳定的，使得每个驱动器以基本上相同的输出电流驱动总线。驱动器优选地是互补极性驱动的CMOS逻辑元件。对于这种情况，对于每个数据接收器，总线保护器耦合到总线接收器的输出和输入以保持数据总线的最后状态。此外，时钟接收器和数据接收器被实现为具有内部滞后的高速比较器。时钟接收器优选地设置有延迟发生器，其产生“保护带”，在该保护带期间，总线驱动器在它们可以驱动数据总线之前是三态的。这可以防止总线上的冲突，并保证数据的最终采样。

5. 发明授权

US06075432A Method for generating enhanced etched inductor elements 失效
标题翻译：用于产生增强的蚀刻电感器元件的方法
公开(公告)号：US06075432A
公开(公告)日：2000-06-13
申请号：US853813
申请日：1997-05-09
申请人： Welles Reymond
发明人： Welles Reymond
IPC分类号： H01F17/00 , H05K1/02 , H05K1/16 , H05K3/28 , H01F5/00
CPC分类号： H05K1/165 , H01F17/0006 , H05K1/0233 , H05K2201/086 , H05K2201/09263 , H05K2203/0545 , H05K3/28 , Y10S428/901 , Y10T428/24917
摘要： An inductor element comprises a copper pattern on a PCB on which a magnetic powder is deposited. The inductor is formed according to the method of the invention by etching a copper layer of a PCB in a desired pattern. A magnetic powder-loaded ink is then screened or stenciled over the pattern of the inductor elements etched in the copper layer of the PCB. The resulting inductor element is enhanced, having increased low frequency inductance and increased high frequency loss. Multiple inductor elements may be formed on a single PCB in a single process without requiring further cost or steps in the method.
摘要翻译：电感元件包括PCB上沉积有磁性粉末的铜图案。根据本发明的方法通过以期望的图案蚀刻PCB的铜层来形成电感器。然后将磁粉末加载的油墨在蚀刻在PCB的铜层中的电感器元件的图案上进行筛网或模板化。所产生的电感器元件增强，具有增加的低频电感和增加的高频损耗。可以在单个过程中在单个PCB上形成多个电感器元件，而不需要在该方法中进一步的成本或步骤。

6. 发明授权

US5517532A Standing sine wave clock bus for clock distribution systems 失效
标题翻译：用于时钟分配系统的正弦波时钟总线
公开(公告)号：US5517532A
公开(公告)日：1996-05-14
申请号：US143442
申请日：1993-10-26
申请人： Welles Reymond
发明人： Welles Reymond
IPC分类号： G06F1/04 , G06F1/10 , G06F13/40 , H03L7/081 , H04J3/06 , H04L7/00
CPC分类号： H03L7/0812 , G06F1/10 , G06F13/4072 , Y02B60/1228 , Y02B60/1235
摘要： A clock phase and frequency distribution system is disclosed which uses a standing sine wave and provides substantially simultaneous significant crossing instances everywhere in the system while using low power and not requiring bus termination or precise control of transmission path characteristics (Z.sub.0). The system is particularly advantageous in high frequency applications such as digital, linear (non-branched), backplane applications, but is also applicable to other topographies such as stars, rings, and meshes. The system includes a sine wave generating and driving circuit, a clock bus, and clock receivers. The clock receivers present a high impedance interface to the clock bus. The basic design considerations and parameters which limit and define performance include the maximum propagation delay between any two points in the system, the total low frequency capacitance of the system, and the Q of the system which must be high at the frequency of the standing wave in order to satisfy low power and simultaneity objectives. To overcome system length limitations, embodiments utilizing master and slaves are provided, where phase feedback is provided to the slaves. Multifrequency systems are also provided.
摘要翻译：公开了一种时钟相位和频率分配系统，其使用站立正弦波，并且在使用低功率并且不需要总线终端或传输路径特性（Z0）的精确控制）的同时在系统中的每个处提供基本上同时的显着交叉实例。该系统在诸如数字，线性（非分支）背板应用的高频应用中特别有利，但也适用于诸如恒星，环和网格之类的其他形貌。该系统包括正弦波产生和驱动电路，时钟总线和时钟接收器。时钟接收器对时钟总线提供高阻抗接口。限制和定义性能的基本设计注意事项和参数包括系统中任意两个点之间的最大传播延迟，系统的总体低频电容以及驻波频率必须高的系统的Q 以满足低功率和同时性目标。为了克服系统长度限制，提供了利用主机和从机的实施例，其中向从机提供相位反馈。还提供多频系统。

7. 发明申请

US20080018461A1 Acoustic Intrusion Detection System 有权
标题翻译：声学入侵检测系统
公开(公告)号：US20080018461A1
公开(公告)日：2008-01-24
申请号：US11459579
申请日：2006-07-24
申请人： Welles Reymond
发明人： Welles Reymond
IPC分类号： G08B13/00
CPC分类号： G08B13/1672
摘要： An active acoustic intrusion detection system includes a pair of dipole emitters (180 degrees out of phase with each other) which emit an audible frequency f (preferably 1 KHz) and a pair of detectors preferably mounted ¼ wavelength (3 inches) apart in the (non-echoic) nulls of the emitters. The detectors (microphones) spatially sample a stationary wave which is generated by the emitters (speakers). The output of each microphone is fed to an ADC and the digital output of the two ADCs is used to generate a four dimensional vector. At startup, a reference vector is determined and stored. During operation, vectors are sampled, filtered, smoothed and averaged periodically. When an average vector deviates from the reference vector by a set amount, an alarm is generated.
摘要翻译：主动声学入侵检测系统包括发射可听频率f（优选为1KHz）的一对偶极发射器（彼此相位彼此相差180度）和优选地在（非回音）发射器的空值。探测器（麦克风）在空间上采样由发射器（扬声器）产生的静止波。每个麦克风的输出被馈送到ADC，并且两个ADC的数字输出用于生成四维向量。在启动时，确定并存储参考矢量。在操作期间，向量被周期性地采样，滤波，平滑和平均。当平均矢量偏离参考矢量设定的量时，产生报警。

8. 发明授权

US5936599A AC powered light emitting diode array circuits for use in traffic signal displays 失效
标题翻译：交流供电的发光二极管阵列电路用于交通信号显示
公开(公告)号：US5936599A
公开(公告)日：1999-08-10
申请号：US78072
申请日：1998-05-13
申请人： Welles Reymond
发明人： Welles Reymond
IPC分类号： G09G3/32 , G09G3/36
CPC分类号： H05B33/0803 , G09G3/32 , G09G2330/02
摘要： An LED array circuit includes a number of series connected LED pairs, each pair including two parallel connected oppositely polarized LEDS. The array is coupled to a standard AC voltage source in series with an inductor L having Q>5 and a reactance which is equivalent to the resistance of a current limiting resistor. The use of an inductor in place of a resistor increases the efficiency of the array to approximately 80%. The efficiency of the array is increased even further by coupling a capacitor parallel to the array and by tuning the inductor and capacitor to the frequency of the AC voltage source. According to one embodiment of the invention, a somg;e retro-fittable unit is provided wherein an inductor, a capacitor, and an array of LEDs are contained in a housing having substantially the same size and shape as a standard incandescent bulb or the lens/filter used in a traffic signal display. According to another embodiment of the invention, a single module is provided with a plurality of LED arrays, with each LED array having its own capacitor coupled in parallel thereto, and its own series coupled switch. The module is coupled to and across the AC voltage source, with one node of the module coupled to the AC voltage source by an inductor.
摘要翻译： LED阵列电路包括多个串联连接的LED对，每对包括两个并联的相对极化的LED。该阵列与具有Q≥5的电感器L和等于限流电阻的电阻的电抗器串联连接到标准AC电压源。使用电感代替电阻器将阵列的效率提高到大约80％。通过将平行于阵列的电容器耦合并通过将电感器和电容器调谐到AC电压源的频率来进一步增加阵列的效率。根据本发明的一个实施例，提供了一种可复制单元，其中电感器，电容器和LED阵列包含在具有与标准白炽灯泡或透镜基本相同的尺寸和形状的外壳中 /过滤器用于交通信号灯显示。根据本发明的另一实施例，单个模块设置有多个LED阵列，其中每个LED阵列具有与其并联耦合的其自身的电容器及其自己的串联耦合开关。该模块耦合到AC电压源并且跨越AC电压源，模块的一个节点通过电感耦合到AC电压源。

9. 发明授权

US5510729A Output characteristics stabilization of CMOS devices 失效
标题翻译： CMOS器件的输出特性稳定
公开(公告)号：US5510729A
公开(公告)日：1996-04-23
申请号：US411342
申请日：1995-03-27
申请人： Welles Reymond
发明人： Welles Reymond
IPC分类号： H03K19/003 , H03K19/0175
CPC分类号： H03K19/00384
摘要： Output characteristics of CMOS chips are controlled by providing a known and stable current to a representative transistor of known relative size in the CMOS chip, and arranging the output CMOS driving transistor(s) of the chip, which are of known size relative to the representative transistor, in current mirror relationship with the representative transistor. Two primary embodiments of the invention are provided. In a first primary embodiment (I.sub.d,SAT stabilization), the representative transistor is a diode-connected transistor with a saturation current which is generated by the current source and which is also provided to drive the output transistor device(s) when it is ON. In the second primary embodiment (R.sub.ON stabilization), instead of being diode-connected, a servo is used to adjust the gate voltage of the representative device until it is greater than the drain voltage by a desired amount. In this manner, the resistance (R.sub.ON) characteristics of the representative device and hence the driving transistors are controlled. The invention has particular applicability to driving unterminated buses, and I.sub.d,SAT embodiment can be arranged to provide complementary output bus driving transistors. Because similar known and stable currents are generated on different semiconductor chips, the driving currents of the output devices of the different chips will be similar.
摘要翻译：通过向CMOS芯片中已知相对尺寸的代表性晶体管提供已知且稳定的电流来控制CMOS芯片的输出特性，以及布置芯片的输出CMOS驱动晶体管，其尺寸相对于代表晶体管，与电流镜相关，代表晶体管。提供了本发明的两个主要实施例。在第一个主要实施例（Id，SAT稳定）中，代表性晶体管是具有由电流源产生的饱和电流的二极管连接的晶体管，并且还被提供以在其输出时驱动输出晶体管器件。在第二个主要实施例（RON稳定化）中，代替二极管连接，伺服器用于调节代表性器件的栅极电压，直到其大于漏极电压所需的量。以这种方式，控制代表性装置和驱动晶体管的电阻（RON）特性。本发明特别适用于驱动未端接的总线，并且Id，SAT实施例可被布置成提供互补的输出总线驱动晶体管。因为在不同的半导体芯片上产生类似的已知和稳定的电流，所以不同芯片的输出装置的驱动电流将是相似的。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式