专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4073131A Time-setting and displaying mode control circuit for an electronic timepiece 失效
标题翻译：电子表的时间设定和显示模式控制电路
公开(公告)号：US4073131A
公开(公告)日：1978-02-14
申请号：US679971
申请日：1976-04-26
申请人： Tuneo Takase , Tetsuo Yamaguchi
发明人： Tuneo Takase , Tetsuo Yamaguchi
IPC分类号： G04G5/00 , G04G5/04 , G04B27/08 , G04C3/00
CPC分类号： G04G5/045
摘要： There is provided a time setting and displaying mode control circuit for an electronic timepiece comprising first and second switches, first and second detection circuits responsive to the operative conditions of the respective first and second switches and first and second ring counters each including a plurality of shift registers and respectively connected to the first and second detection circuits to produce time setting and displaying mode signals, respectively.The content of the first ring counter is shifted in response to an output signal produced from the first detection circuit each time the first switch is depressed in the time setting mode. The content of the second ring counter is shifted in response to an output signal produced from the second detection circuit each time the second switch is depressed in the time displaying mode. When the first switch is depressed under the "hour-minute" displaying mode, the content of the first ring counter is changed to provide the "hour" setting mode. Further, when the first switch is kept depressed for more than two seconds in the time setting mode, all the shift registers of the first ring counter are reset to permit the second shift register to provide the "hour-minute" displaying mode.
摘要翻译：提供了一种包括第一和第二开关的电子钟表的时间设置和显示模式控制电路，响应于相应的第一和第二开关的操作条件的第一和第二检测电路以及第一和第二环形计数器，每个包括多个位移寄存器并分别连接到第一和第二检测电路以分别产生时间设置和显示模式信号。

IPRDB

热门服务

关于我们

友情链接

联系方式