会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • SEMICONDUCTOR DEVICE
    • 半导体器件
    • US20130294133A1
    • 2013-11-07
    • US13596873
    • 2012-08-28
    • Tae-Kyun KIM
    • Tae-Kyun KIM
    • G11C5/06
    • G11C7/1012G11C7/1048G11C11/4096
    • A semiconductor device includes: an I/O circuit configured to input/output a data signal; a plurality of internal circuits configured to transmit and receive the data signal to/from the I/O circuit; and a path provider configured to select one of a direct path to a target internal circuit or an indirect path to the target internal circuit that is longer than the direct path in response to one or more path control signals and use the selected path when the data signal is transmitted between the I/O circuit and the plurality of internal circuits.
    • 半导体器件包括:I / O电路,被配置为输入/输出数据信号; 多个内部电路,被配置为向/从I / O电路发送和接收数据信号; 以及路径提供器,被配置为响应于一个或多个路径控制信号,选择目标内部电路的直接路径或到达目标内部电路的间接路径中的一条,所述间接路径比所述直接路径长,并且当所述数据 信号在I / O电路和多个内部电路之间传输。
    • 7. 发明申请
    • SEMICONDUCTOR DEVICE AND DRIVING METHOD THEREOF
    • 半导体器件及其驱动方法
    • US20120025878A1
    • 2012-02-02
    • US13269511
    • 2011-10-07
    • Tae-Kyun KIM
    • Tae-Kyun KIM
    • H03L7/00
    • H03L7/00G11C7/1051G11C7/1066G11C7/22G11C7/222
    • A semiconductor device includes a plurality of synchronization clock generators configured to generate a plurality of synchronization clock signals by mixing phases of first and second source clock signals having an identical frequency, a first clock transmission path configured to sequentially apply the first source clock signal to the plurality of synchronization clock generators by transferring the first source clock signal in a forward direction, a second clock transmission path configured to sequentially apply the second source clock signal to the plurality of synchronization clock generators by transferring the second source clock signal in a backward direction, and a plurality of data output units configured to synchronize a plurality of data with the plurality of synchronization clock signals and outputting the synchronized plurality of data.
    • 半导体器件包括多个同步时钟发生器,其被配置为通过混合具有相同频率的第一和第二源时钟信号的相位来产生多个同步时钟信号,第一时钟传输路径被配置为顺序地将第一源时钟信号施加到 多个同步时钟生成器,通过向正向传送第一源时钟信号;第二时钟传输路径,被配置为通过沿第二源时钟信号向后传送来顺序地将第二源时钟信号施加到多个同步时钟发生器, 以及多个数据输出单元,被配置为使多个数据与多个同步时钟信号同步并输出同步的多个数据。