专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20090147609A1 TECHNIQUES FOR CONFIGURING MEMORY SYSTEMS USING ACCURATE OPERATING PARAMETERS 失效
标题翻译：使用精确的操作参数配置存储器系统的技术
公开(公告)号：US20090147609A1
公开(公告)日：2009-06-11
申请号：US12366550
申请日：2009-02-05
申请人： Jeffery W. Janzen , Scott Schaefer , Todd D. Farrell
发明人： Jeffery W. Janzen , Scott Schaefer , Todd D. Farrell
IPC分类号： G11C17/16 , G11C7/00
CPC分类号： G11C11/4074 , G11C5/00 , G11C5/143 , G11C7/04 , G11C16/20 , G11C29/02 , G11C29/028 , G11C2029/4402 , G11C2029/5006
摘要： Techniques are disclosed for reading operating parameters from programmable elements on memory devices to configure a memory system. More specifically, programmable elements, such as antifuses, located on a memory device are programmed during fabrication with measured operating parameters corresponding to the memory device. Operating parameters may include, for example, operating current values, or voltage and timing parameters. The memory device may be incorporated into a memory module that is incorporated into a system. Once the memory module is incorporated into a system, the programmable elements may be accessed such that the memory system can be configured to optimally operate in accordance with the operating parameters measured for each memory device in the system.
摘要翻译：公开了用于从存储器设备上的可编程元件读取操作参数以配置存储器系统的技术。更具体地，位于存储器件上的诸如反熔丝的可编程元件在制造期间被编程，其中测量的操作参数对应于存储器件。操作参数可以包括例如工作电流值或电压和定时参数。存储器件可以并入到并入到系统中的存储器模块中。一旦存储器模块被并入到系统中，可以访问可编程元件，使得可以将存储器系统配置成根据为系统中的每个存储器件测量的操作参数进行最佳操作。

2. 发明授权

US07483315B2 Techniques for implementing accurate operating current values stored in a database 失效
标题翻译：用于实现存储在数据库中的精确操作电流值的技术
公开(公告)号：US07483315B2
公开(公告)日：2009-01-27
申请号：US11452773
申请日：2006-06-14
申请人： Jeffery W. Janzen , Scott Schaefer , Todd D. Farrell
发明人： Jeffery W. Janzen , Scott Schaefer , Todd D. Farrell
IPC分类号： G11C7/06
CPC分类号： G06F1/206 , G06F1/3203 , G06F1/3275 , G11C5/04 , G11C7/04 , G11C7/20 , G11C2029/4402 , Y02D10/13 , Y02D10/14
摘要： Memory modules and methods for fabricating and implementing memory modules wherein unique operating current values corresponding to specific memory devices on the memory modules are accessed from a database such that the operating current values may be implemented to improve system performance. Memory modules comprising a number of volatile memory devices may be fabricated. Operating current values corresponding to the specific memory devices on the memory module may be stored in a database and accessed during fabrication or during implementation of the memory modules in a system. System performance may be optimized by implementing the unique operating current values corresponding to the specific memory devices on the memory modules.
摘要翻译：用于制造和实现存储器模块的存储器模块和方法，其中对应于存储器模块上的特定存储器件的独特工作电流值从数据库访问，使得可以实现工作电流值以提高系统性能。可以制造包括多个易失性存储器件的存储器模块。对应于存储器模块上的特定存储器件的工作电流值可以存储在数据库中，并且在系统中的存储器模块的制造期间或实现期间被访问。可以通过实现与存储器模块上的特定存储器设备相对应的独特的工作电流值来优化系统性能。

3. 发明授权

US07277333B2 Power savings in active standby mode 有权
公开(公告)号：US07277333B2
公开(公告)日：2007-10-02
申请号：US11175544
申请日：2005-07-06
申请人： Scott Schaefer
发明人： Scott Schaefer
IPC分类号： G11C7/00
CPC分类号： G11C5/14 , G11C5/143 , G11C7/1066 , G11C7/22 , G11C7/222 , G11C11/4074 , G11C11/4076 , G11C2207/2227
摘要： Apparatus for reducing the power consumed by a memory device selectively activates a power saving mode in which operation of a delay compensation circuit may be suspended during an active power down mode of operation.

4. 发明申请

US20060233025A1 Techniques for implementing accurate operating current values stored in a database 失效
公开(公告)号：US20060233025A1
公开(公告)日：2006-10-19
申请号：US11452773
申请日：2006-06-14
申请人： Jeffery Janzen , Scott Schaefer , Todd Farrell
发明人： Jeffery Janzen , Scott Schaefer , Todd Farrell
IPC分类号： G11C7/10
CPC分类号： G06F1/206 , G06F1/3203 , G06F1/3275 , G11C5/04 , G11C7/04 , G11C7/20 , G11C2029/4402 , Y02D10/13 , Y02D10/14
摘要： Memory modules and methods for fabricating and implementing memory modules wherein unique operating current values corresponding to specific memory devices on the memory modules are accessed from a database such that the operating current values may be implemented to improve system performance. Memory modules comprising a number of volatile memory devices may be fabricated. Operating current values corresponding to the specific memory devices on the memory module may be stored in a database and accessed during fabrication or during implementation of the memory modules in a system. System performance may be optimized by implementing the unique operating current values corresponding to the specific memory devices on the memory modules.

5. 发明申请

US20050219915A1 Techniques for implementing accurate operating current values stored in a database 有权
标题翻译：用于实现存储在数据库中的精确操作电流值的技术
公开(公告)号：US20050219915A1
公开(公告)日：2005-10-06
申请号：US10816241
申请日：2004-04-01
申请人： Jeffery Janzen , Scott Schaefer , Todd Farrell
发明人： Jeffery Janzen , Scott Schaefer , Todd Farrell
IPC分类号： G11C5/00
CPC分类号： G06F1/206 , G06F1/3203 , G06F1/3275 , G11C5/04 , G11C7/04 , G11C7/20 , G11C2029/4402 , Y02D10/13 , Y02D10/14
摘要： Memory modules and methods for fabricating and implementing memory modules wherein unique operating current values corresponding to specific memory devices on the memory modules are accessed from a database such that the operating current values may be implemented to improve system performance. Memory modules comprising a number of volatile memory devices may be fabricated. Operating current values corresponding to the specific memory devices on the memory module may be stored in a database and accessed during fabrication or during implementation of the memory modules in a system. System performance may be optimized by implementing the unique operating current values corresponding to the specific memory devices on the memory modules.
摘要翻译：用于制造和实现存储器模块的存储器模块和方法，其中对应于存储器模块上的特定存储器件的独特工作电流值从数据库访问，使得可以实现工作电流值以提高系统性能。可以制造包括多个易失性存储器件的存储器模块。对应于存储器模块上的特定存储器件的工作电流值可以存储在数据库中，并且在系统中的存储器模块的制造期间或实现期间被访问。可以通过实现与存储器模块上的特定存储器设备相对应的独特的工作电流值来优化系统性能。

6. 发明授权

US06687184B2 Memory device having selectable clock input and method for operating same 有权
标题翻译：具有可选择时钟输入的存储器件和用于操作其的方法
公开(公告)号：US06687184B2
公开(公告)日：2004-02-03
申请号：US09939653
申请日：2001-08-28
申请人： Christopher S. Johnson , Scott Schaefer
发明人： Christopher S. Johnson , Scott Schaefer
IPC分类号： G11C800
CPC分类号： G11C7/225 , G11C7/1045 , G11C7/22 , G11C8/18 , G11C2207/2227
摘要： The present invention provides a memory device having a mode register with a selectable bit which sets the memory device to operate with a selected one of a plurality of possible clock input signals, for example, a single clock input or differential clock input.
摘要翻译：本发明提供一种存储器件，其具有具有可选位的模式寄存器，该可选位将存储器件设置为使用多个可能的时钟输入信号（例如单个时钟输入或差分时钟输入）中选定的一个进行操作。

7. 发明授权

US06625049B2 Low power memory module using restricted RAM activation 失效
公开(公告)号：US06625049B2
公开(公告)日：2003-09-23
申请号：US10035728
申请日：2001-12-20
申请人： Scott Schaefer
发明人： Scott Schaefer
IPC分类号： G11C506
CPC分类号： G11C7/22 , G11C8/12
摘要： A memory module for an electronic device is disclosed which provides means for reducing the amount of power necessary to access a desired number of data bits. This provides a design of memory modules which requires fewer DRAMs to be turned on during a read or write cycle than present module designs, thereby using much less power.

8. 发明授权

US5757715A Method for initializing and reprogramming a control operation feature of a memory device 失效
公开(公告)号：US5757715A
公开(公告)日：1998-05-26
申请号：US759337
申请日：1996-12-02
申请人： Brett Williams , Scott Schaefer
发明人： Brett Williams , Scott Schaefer
IPC分类号： G11C7/10 , G11C11/4072 , G11C11/4096 , G11C8/00
CPC分类号： G11C11/4096 , G11C11/4072 , G11C7/1045 , G11C7/1072
摘要： A method for initially programming a synchronous dynamic random access memory (SDRAM) device to have a first control operating option in response to a first command and for reprogramming the SDRAM device to have a second control operating option in response to a second command.

9. 发明授权

US5719817A Memory array using selective device activation 失效
公开(公告)号：US5719817A
公开(公告)日：1998-02-17
申请号：US727836
申请日：1996-10-15
申请人： Scott Schaefer
发明人： Scott Schaefer
IPC分类号： G11C7/22 , G11C8/12 , G11C7/00
CPC分类号： G11C7/22 , G11C8/12
摘要： A memory array for an electronic device comprises a design which requires fewer memory devices to be activated to access a plurality of data bits, thereby reducing the amount of power required to access the data bits. The design comprises the use of a plurality of memory devices, each of which has a plurality of arrays and data out lines.

10. 发明授权

US5636173A Auto-precharge during bank selection 失效
标题翻译：银行选择期间自动预充电
公开(公告)号：US5636173A
公开(公告)日：1997-06-03
申请号：US480154
申请日：1995-06-07
申请人： Scott Schaefer
发明人： Scott Schaefer
IPC分类号： G11C7/10 , G11C7/12 , G11C8/00
CPC分类号： G11C8/04 , G11C7/1072 , G11C7/12
摘要： A synchronous dynamic random access memory (SDRAM) is responsive to command signals and includes a first bank memory array and a second bank memory array. A command decoder/controller responds to command signals to initiate, in a first system clock cycle, an active command controlling an active operation on the first bank memory array and to initiate, in a second system clock cycle, a transfer read or write command controlling a read or write transfer operation for transferring data from or to the first bank memory array. The command controller responds to the active command to automatically initiate, in the second system clock cycle, a precharge command controlling a precharge operation on the second bank memory array.
摘要翻译：同步动态随机存取存储器（SDRAM）响应于命令信号并且包括第一存储体阵列和第二存储体阵列。命令解码器/控制器响应于命令信号，以在第一系统时钟周期中启动控制第一存储体阵列上的有效操作的有效命令，并且在第二系统时钟周期中启动传输读或写命令控制用于从第一组存储器阵列传送数据的读或写转移操作。命令控制器响应于激活命令，在第二系统时钟周期中自动地启动控制第二存储体阵列上的预充电操作的预充电指令。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式