专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US6148004A Method and apparatus for establishment of dynamic ESCON connections from fibre channel frames 失效
标题翻译：从光纤通道帧建立动态ESCON连接的方法和装置
公开(公告)号：US6148004A
公开(公告)日：2000-11-14
申请号：US21365
申请日：1998-02-11
申请人： Jeffrey J. Nelson , Robert Hale Grant
发明人： Jeffrey J. Nelson , Robert Hale Grant
IPC分类号： H04J3/16 , H04L12/931 , H04L12/66 , H04J3/02
CPC分类号： H04L49/357 , H04L49/351
摘要： A method and apparatus for the establishment of dynamic Enterprise System Connection ("ESCON") connections over a Fibre Channel connection allows a port state machine (or port module) to request dynamic ESCON connections from the exchange context of the Fibre Channel frame and to implement dynamic linking of the Fibre Channel exchanges to ESCON ports while also linking and monitoring the status of these connections for all subsequent frames associated on a particular exchange. In a particular embodiment, the method and apparatus provides the ability to establish dynamic connections through an ESCON Director switch based off of the Originator Exchange Identifier ("OX.sub.-- ID") of the FC-2 header and information contained in the FC-4 header of the Fibre Channel frame. Once a connection path has been established for a particular OX.sub.-- ID, that connection is maintained until the exchange is terminated.
摘要翻译：通过光纤通道连接建立动态企业系统连接（“ESCON”）连接的方法和装置允许端口状态机（或端口模块）从光纤通道帧的交换上下文请求动态ESCON连接并实现将光纤通道交换机动态链接到ESCON端口，同时还链接并监视与特定交换机相关联的所有后续帧的这些连接的状态。在特定实施例中，该方法和装置提供了通过基于FC-2头部的始发者交换标识符（“OX-ID”）和包含在FC-4头部中的信息的ESCON Director交换机建立动态连接的能力的光纤通道帧。一旦为特定OX-ID建立了连接路径，该连接将被维护，直到交换终止。

2. 发明授权

US06510161B2 Low latency shared memory switch architecture 失效
公开(公告)号：US06510161B2
公开(公告)日：2003-01-21
申请号：US09475016
申请日：1999-12-30
申请人： Stephen Trevitt , Robert Hale Grant , David Book
发明人： Stephen Trevitt , Robert Hale Grant , David Book
IPC分类号： H04Q1104
CPC分类号： H04L49/608 , H04L49/103 , H04L49/108 , H04L49/351 , H04L49/357 , H04Q11/0421
摘要： A method and apparatus are presented for operating a time slicing shared memory switch. The apparatus includes a bus for receiving a plurality of data frames in a respective plurality of input channels to the switch. A slice crosspoint applies the plurality of data frames to a shared memory in a time sliced manner. The time slice is established for each section of a shared memory to be staggered so that on any clock cycle, one memory portion is being accessed for writing at least some of the data frames and on a next clock cycle the memory portion is accessed for reading at least a portion of the data.

3. 发明授权

US6031842A Low latency shared memory switch architecture 失效
公开(公告)号：US6031842A
公开(公告)日：2000-02-29
申请号：US979508
申请日：1997-11-26
申请人： Stephen Trevitt , Robert Hale Grant , David Book
发明人： Stephen Trevitt , Robert Hale Grant , David Book
IPC分类号： G06F12/00 , H04J3/00 , H04L12/56 , H04Q11/04
CPC分类号： H04L49/608 , H04L49/103 , H04L49/108 , H04L49/357 , H04Q11/0421 , H04L49/351
摘要： A method and apparatus are presented for operating a time slicing shared memory switch. The apparatus includes a bus for receiving a plurality of data frames in a respective plurality of input channels to the switch. A slice crosspoint applies the plurality of data frames to a shared memory in a time sliced manner. The time slice is established for each section of a shared memory to be staggered so that on any clock cycle, one memory portion is being accessed for writing at least some of the data frames and on a next clock cycle the memory portion is accessed for reading at least a portion of the data.

4. 发明授权

US06763029B2 Low latency shared memory switch architecture 失效
标题翻译：低延迟共享存储器交换架构
公开(公告)号：US06763029B2
公开(公告)日：2004-07-13
申请号：US10286154
申请日：2002-10-31
申请人： Stephen Trevitt , Robert Hale Grant , David Book
发明人： Stephen Trevitt , Robert Hale Grant , David Book
IPC分类号： H04Q1104
CPC分类号： H04L49/608 , H04L49/103 , H04L49/108 , H04L49/351 , H04L49/357 , H04Q11/0421
摘要： A method and apparatus are presented for operating a time slicing shared memory switch. The apparatus includes a bus for receiving a plurality of data frames in a respective plurality of input channels to the switch. A slice crosspoint applies the plurality of data frames to a shared memory in a time sliced manner. The time slice is established for each section of a shared memory to be staggered so that on any clock cycle, one memory portion is being accessed for writing at least some of the data frames and on a next clock cycle the memory portion is accessed for reading at least a portion of the data.
摘要翻译：提出了一种用于操作时间分割共享存储器开关的方法和装置。该装置包括一个总线，用于在交换机的相应多个输入通道中接收多个数据帧。切片交叉点以时间分片的方式将多个数据帧应用于共享存储器。为共享存储器的每个部分建立时间片以交错，使得在任何时钟周期，正在访问一个存储器部分用于写入至少一些数据帧，并且在下一个时钟周期中，存储器部分被访问用于读取至少一部分数据。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式