专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20060045216A1 Apparatus and method for automatic frequency correction for a receiver system 失效
标题翻译：一种用于接收机系统的自动频率校正的装置和方法
公开(公告)号：US20060045216A1
公开(公告)日：2006-03-02
申请号：US11211343
申请日：2005-08-25
申请人： Andras Hegyi , Peter Onody
发明人： Andras Hegyi , Peter Onody
IPC分类号： H04L27/06
CPC分类号： H04L27/1525 , H03D3/008 , H03J1/0008 , H04L27/16 , H04L2027/0028 , H04L2027/0057 , H04L2027/0065
摘要： A system and method is shown for automatic frequency correction in a receiver, where the number of clock cycles in a baseband data signal, such as an I or Q channel of the receiver or an XOR of the I and Q channels, for a “1” state and a “0” state of a received data signal are each determined and the difference between the two is used to calculate a subsequent frequency offset correction value. The subsequent frequency offset correction value is added to a current offset correction value to obtain an actual offset correction value. The actual offset correction value is then used to adjust the frequency of the receiver clock.
摘要翻译：示出了在接收机中进行自动频率校正的系统和方法，其中基带数据信号中的时钟周期数量，例如接收机的I或Q信道或I和Q信道的XOR，对于“1 每个确定接收数据信号的状态和“0”状态，并且使用两者之间的差来计算随后的频率偏移校正值。随后的频率偏移校正值被加到当前偏移校正值以获得实际的偏移校正值。然后使用实际的偏移校正值来调整接收器时钟的频率。

2. 发明授权

US07755448B2 Differential impedance matching circuit and method with harmonic suppression 有权
标题翻译：差分阻抗匹配电路及谐波抑制方法
公开(公告)号：US07755448B2
公开(公告)日：2010-07-13
申请号：US11970237
申请日：2008-01-07
申请人： Attila Zolomy , Peter Onody , Tibor Toro
发明人： Attila Zolomy , Peter Onody , Tibor Toro
IPC分类号： H03H7/38
CPC分类号： H03H7/38
摘要： Matching network circuits and a method are shown for suppressing a harmonic frequency in a matching network. The circuits and method involve impedance matching first and second differential input nodes to a single ended output node using a first reactive impedance selected to pass a resonant frequency. They also involve suppressing a harmonic frequency of a common mode signal presented at the first and second differential input nodes by providing a series resonance from the first and second differential input nodes to a radio frequency ground potential, where the series resonance is selected to pass the harmonic frequency to the radio frequency ground potential.
摘要翻译：示出了匹配的网络电路和一种用于抑制匹配网络中的谐波频率的方法。电路和方法包括使用选择的第一无功阻抗来使第一和第二差分输入节点与单端输出节点匹配以使谐振频率通过。它们还涉及通过提供从第一和第二差分输入节点到射频地电位的串联谐振来抑制呈现在第一和第二差分输入节点处的共模信号的谐波频率，其中选择串联谐振以通过谐波频率到射频地电位。

3. 发明申请

US20050003771A1 Method and apparatus for automatic tuning of a resonant loop antenna in a transceiver circuit 有权
标题翻译：收发电路中谐振环形天线自动调谐的方法和装置
公开(公告)号：US20050003771A1
公开(公告)日：2005-01-06
申请号：US10891708
申请日：2004-07-15
申请人： Hendricus De Ruijter , Gabor Toth , Peter Onody , Andras Hegyi , Attila Zolomy , Matthijs Pardoen , Janos Erdelyi , Ferenc Mernyei
发明人： Hendricus De Ruijter , Gabor Toth , Peter Onody , Andras Hegyi , Attila Zolomy , Matthijs Pardoen , Janos Erdelyi , Ferenc Mernyei
IPC分类号： H01Q7/00 , H01Q23/00 , H04B1/04 , H01Q1/00 , H01Q11/12
CPC分类号： H01Q7/005 , H01Q23/00 , H04B1/0458
摘要： Disclosed is a circuit and method for automatic tuning of a resonant circuit in a transceiver having a receiver and a transmitter that includes a power amplifier for driving the resonant circuit. During a transmit mode of the transceiver, a resonance voltage of the resonant circuit is compared to an input voltage signal to the power amplifier to determine an error signal that is converted into a control word. The control word drives an adjustable capacitance bank that is part of the resonant circuit. During a receive mode of the transceiver, the control word value is held constant to substantially maintain resonance of the resonant circuit during operation of the receiver.
摘要翻译：公开了一种用于在具有接收器和发射机的收发器中自动调谐谐振电路的电路和方法，该收发器和发射器包括用于驱动谐振电路的功率放大器。在收发器的发送模式期间，将谐振电路的谐振电压与功率放大器的输入电压信号进行比较，以确定转换为控制字的误差信号。控制字驱动作为谐振电路一部分的可调电容组。在收发器的接收模式期间，控制字值保持恒定，以在接收机操作期间基本上保持谐振电路的谐振。

4. 发明申请

US20130078936A1 RECEIVER HAVING A CALIBRATION SOURCE 有权
标题翻译：具有校准源的接收器
公开(公告)号：US20130078936A1
公开(公告)日：2013-03-28
申请号：US13244587
申请日：2011-09-25
申请人： Hendricus De Ruijter , Tamas Marozsak , Peter Onody
发明人： Hendricus De Ruijter , Tamas Marozsak , Peter Onody
IPC分类号： H04B1/16
CPC分类号： H04B1/28
摘要： An RF receiver includes an RF signal reception path to process an input signal for the receiver for a first mode of the receiver; an oscillator; and a harmonic generator. The harmonic generator generates a harmonic signal in response to operation of the oscillator to replace the input signal with the harmonic signal for a second mode of the receiver.
摘要翻译： RF接收机包括RF信号接收路径，用于处理接收机的输入信号用于接收机的第一模式; 振荡器和谐波发生器。谐波发生器响应于振荡器的操作而产生谐波信号以用接收器的第二模式的谐波信号替换输入信号。

5. 发明申请

US20050221870A1 Method and circuit for determining a slow clock calibration factor 审中-公开
标题翻译：用于确定慢时钟校准因子的方法和电路
公开(公告)号：US20050221870A1
公开(公告)日：2005-10-06
申请号：US10819056
申请日：2004-04-06
申请人： Janos Erdelyi , Peter Onody
发明人： Janos Erdelyi , Peter Onody
IPC分类号： H03L1/00 , H04B1/16 , H03M1/38
CPC分类号： H03L1/00
摘要： Shown is a method and circuit for determining a calibration factor between a fast, high accuracy clock signal and a slow, low accuracy clock signal, which can be realised with a minimum number of electronic units, and which obtains the calibration factor in a very short time, thus minimising power consumption of the circuit. The present invention operates by counting the number of cycles of a high accuracy clock signal during a single cycle of a low accuracy clock signal to obtain a first number representing the number of cycles counted and then successively summing the first number until a sum of the first numbers reaches a first predetermined value. The count of the number of summing operations required to reach the first predetermined value is then used to determine the calibration parameter, which is proportional to the number of summing operations.
摘要翻译：示出了用于确定快速，高精度时钟信号与慢速，低精度时钟信号之间的校准因子的方法和电路，其可以用最小数量的电子单元实现，并且在非常短的时间内获得校准因子时间，从而最小化电路的功耗。本发明通过在低精度时钟信号的单个周期期间对高精度时钟信号的周期数进行计数来获得表示所计数的周期数的第一数字，然后连续求和第一个数，直到第一个数字达到第一预定值。然后使用达到第一预定值所需的求和操作次数的计数来确定与求和操作次数成比例的校准参数。

6. 发明申请

US20080174383A1 DIFFERENTIAL IMPEDANCE MATCHING CIRCUIT AND METHOD WITH HARMONIC SUPPRESSION 有权
标题翻译：差分阻抗匹配电路和谐波抑制方法
公开(公告)号：US20080174383A1
公开(公告)日：2008-07-24
申请号：US11970237
申请日：2008-01-07
申请人： Attila Zolomy , Peter Onody , Tibor Toro
发明人： Attila Zolomy , Peter Onody , Tibor Toro
IPC分类号： H03H7/38
CPC分类号： H03H7/38
摘要： Matching network circuits and a method are shown for suppressing a harmonic frequency in a matching network. The circuits and method involve impedance matching first and second differential input nodes to a single ended output node using a first reactive impedance selected to pass a resonant frequency. They also involve suppressing a harmonic frequency of a common mode signal presented at the first and second differential input nodes by providing a series resonance from the first and second differential input nodes to a radio frequency ground potential, where the series resonance is selected to pass the harmonic frequency to the radio frequency ground potential.
摘要翻译：示出了匹配的网络电路和一种用于抑制匹配网络中的谐波频率的方法。电路和方法包括使用选择的第一无功阻抗来使第一和第二差分输入节点与单端输出节点匹配以使谐振频率通过。它们还涉及通过提供从第一和第二差分输入节点到射频地电位的串联谐振来抑制呈现在第一和第二差分输入节点处的共模信号的谐波频率，其中选择串联谐振以通过谐波频率到射频地电位。

7. 发明授权

US09438290B2 Receiver having a calibration source 有权
标题翻译：接收器具有校准源
公开(公告)号：US09438290B2
公开(公告)日：2016-09-06
申请号：US13244587
申请日：2011-09-25
申请人： Hendricus De Ruijter , Tamas Marozsak , Peter Onody
发明人： Hendricus De Ruijter , Tamas Marozsak , Peter Onody
IPC分类号： H04B1/18 , H04B1/28 , H04B15/00
CPC分类号： H04B1/28
摘要： An RF receiver includes an RF signal reception path to process an input signal for the receiver for a first mode of the receiver; an oscillator; and a harmonic generator. The harmonic generator generates a harmonic signal in response to operation of the oscillator to replace the input signal with the harmonic signal for a second mode of the receiver.
摘要翻译： RF接收机包括RF信号接收路径，用于处理接收机的输入信号用于接收机的第一模式; 振荡器和谐波发生器。谐波发生器响应于振荡器的操作而产生谐波信号以用接收器的第二模式的谐波信号替换输入信号。

8. 发明申请

US20100321129A1 CIRCUIT DEVICE AND METHOD OF COUPLING TO AN ANTENNA 有权
标题翻译：电路装置及其与天线的耦合方法
公开(公告)号：US20100321129A1
公开(公告)日：2010-12-23
申请号：US12489825
申请日：2009-06-23
申请人： Peter Onody , Attila Zolomy , Eric Unruh
发明人： Peter Onody , Attila Zolomy , Eric Unruh
IPC分类号： H01P5/12 , H03H7/38
CPC分类号： H01P1/213 , H03F1/52 , H03F1/56 , H03F3/195 , H03F2200/222 , H03F2200/294 , H03F2200/387 , H03H7/38 , H03H11/30
摘要： In an embodiment, a circuit device for coupling to an antenna includes a first impedance matching circuit configured to couple to the antenna and a second impedance matching circuit configured to couple to the antenna. The circuit device further includes a power amplifier coupled to the first impedance matching circuit and includes a low-noise amplifier coupled to the second impedance matching circuit. Additionally, the circuit device includes a selectable impedance adjustment circuit coupled between the low-noise amplifier and the second impedance matching circuit, which selectable impedance adjustment circuit is configured to selectively adjust an impedance associated with the low-noise amplifier when the power amplifier is transmitting a signal through the antenna.
摘要翻译：在一个实施例中，用于耦合到天线的电路装置包括被配置为耦合到天线的第一阻抗匹配电路和被配置为耦合到天线的第二阻抗匹配电路。电路装置还包括耦合到第一阻抗匹配电路并包括耦合到第二阻抗匹配电路的低噪声放大器的功率放大器。另外，电路装置包括耦合在低噪声放大器和第二阻抗匹配电路之间的可选阻抗调节电路，该可选阻抗调整电路被配置为当功率放大器正在传输时选择性地调节与低噪声放大器相关联的阻抗通过天线的信号。

9. 发明授权

US07680224B2 Apparatus and method for automatic frequency correction for a receiver system 失效
标题翻译：一种用于接收机系统的自动频率校正的装置和方法
公开(公告)号：US07680224B2
公开(公告)日：2010-03-16
申请号：US11211343
申请日：2005-08-25
申请人： Andras Hegyi , Peter Onody
发明人： Andras Hegyi , Peter Onody
IPC分类号： H04L27/06
CPC分类号： H04L27/1525 , H03D3/008 , H03J1/0008 , H04L27/16 , H04L2027/0028 , H04L2027/0057 , H04L2027/0065
摘要： A system and method is shown for automatic frequency correction in a receiver, where the number of clock cycles in a baseband data signal, such as an I or Q channel of the receiver or an XOR of the I and Q channels, for a “1” state and a “0” state of a received data signal are each determined and the difference between the two is used to calculate a subsequent frequency offset correction value. The subsequent frequency offset correction value is added to a current offset correction value to obtain an actual offset correction value. The actual offset correction value is then used to adjust the frequency of the receiver clock.
摘要翻译：示出了在接收机中进行自动频率校正的系统和方法，其中基带数据信号中的时钟周期数量，例如接收机的I或Q信道或I和Q信道的XOR，对于“1 每个确定接收数据信号的状态和“0”状态，并且使用两者之间的差来计算随后的频率偏移校正值。随后的频率偏移校正值被加到当前偏移校正值以获得实际的偏移校正值。然后使用实际的偏移校正值来调整接收器时钟的频率。

10. 发明申请

US20050237107A1 Tunable Sallen-Key filter stage and filter assembly 失效
标题翻译：可调式Sallen-Key过滤器和过滤器组件
公开(公告)号：US20050237107A1
公开(公告)日：2005-10-27
申请号：US10817499
申请日：2004-04-02
申请人： Peter Onody
发明人： Peter Onody
IPC分类号： H03H11/12 , H03J5/02 , H03K3/0231 , H03K4/502 , H03B1/00
CPC分类号： H03H11/1291 , H03H11/1286 , H03J2200/10 , H03K3/0231
摘要： Disclosed is a filter circuit assembly that includes a filter stage with a variable resistor and a resistor/capacitor (RC) oscillator. A controlling output of the RC oscillator controls the value of the variable resistor. The RC oscillator itself also includes a variable resistor. The controlling output of the RC oscillator also controls the value of the variable resistor of the RC oscillator. The structure of the variable resistor of the filter stage is substantially the same as the structure of the variable resistor of the RC oscillator.
摘要翻译：公开了一种滤波电路组件，其包括具有可变电阻器和电阻器/电容器（RC）振荡器的滤波器级。 RC振荡器的控制输出控制可变电阻的值。 RC振荡器本身也包括一个可变电阻。 RC振荡器的控制输出也控制RC振荡器的可变电阻的值。滤波器级的可变电阻器的结构与RC振荡器的可变电阻器的结构基本相同。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式