专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08543843B1 Virtual core management 有权
标题翻译：虚拟核心管理
公开(公告)号：US08543843B1
公开(公告)日：2013-09-24
申请号：US11933349
申请日：2007-10-31
申请人： Yu Qing Cheng , John Gregory Favor , Peter N. Glaskowsky , Carlos Puchol , Seungyoon Peter Song
发明人： Yu Qing Cheng , John Gregory Favor , Peter N. Glaskowsky , Carlos Puchol , Seungyoon Peter Song
IPC分类号： G06F1/00 , G06F1/26 , G06F1/32 , G06F9/46
CPC分类号： G06F9/3851
摘要： A virtual core management system including one or more physical cores, a virtual core including a collection of logical states associated with the execution of a program, and a virtual core management component configured to map the virtual core to one of the one or more physical cores based upon power management considerations.
摘要翻译：包括一个或多个物理核心的虚拟核心管理系统，包括与执行程序相关联的逻辑状态集合的虚拟核心以及被配置为将所述虚拟核心映射到所述一个或多个物理内核之一的虚拟核心管理组件基于电源管理的考虑。

2. 发明授权

US07516274B2 Power conservation via DRAM access reduction 有权
标题翻译：通过DRAM访问减少节电
公开(公告)号：US07516274B2
公开(公告)日：2009-04-07
申请号：US11351070
申请日：2006-02-09
申请人： Laurent R. Moll , Seungyoon Peter Song , Peter N. Glaskowsky , Yu Qing Cheng
发明人： Laurent R. Moll , Seungyoon Peter Song , Peter N. Glaskowsky , Yu Qing Cheng
IPC分类号： G06F13/00
CPC分类号： G06F12/0802 , G06F1/3203 , G06F1/3225 , G06F1/3275 , G06F12/0875 , G06F12/0888 , G06F13/1694 , G06F2212/1028 , G06F2212/2515 , Y02D10/13 , Y02D10/14
摘要： Power conservation via DRAM access reduction is provided by a buffer/mini-cache selectively operable in a normal mode and a buffer mode. In the buffer mode, entered when CPUs begin operating in low-power states, non-cacheable accesses (such as generated by a DMA device) matching specified physical address ranges are processed by the buffer/mini-cache, instead of by a memory controller and DRAM. The buffer/mini-cache processing includes allocating lines when references miss, and returning cached data from the buffer/mini-cache when references hit. Lines are replaced in the buffer/mini-cache according to one of a plurality of replacement policies, including ceasing replacement when there are no available free lines. In the normal mode, entered when CPUs begin operating in high-power states, the buffer/mini-cache operates akin to a conventional cache and non-cacheable accesses are not processed therein. In one usage scenario, data retained in the buffer/mini-cache is graphics refresh data maintained in a compressed format.
摘要翻译：通过DRAM访问减少的功率节省由在正常模式和缓冲模式下选择性地操作的缓冲器/微型缓存器提供。在缓冲模式下，当CPU开始在低功耗状态下运行时，与缓存/微型缓存进行匹配的非缓存访问（例如由DMA设备产生的）与指定的物理地址范围匹配，而不是由存储器控制器和DRAM。缓冲/微型缓存处理包括在引用未命中时分配线路，以及当引用命中时从缓冲器/微型缓存器返回缓存数据。根据多个替换策略中的一个替换策略，在缓冲器/微型缓存中替换行，包括当没有可用的空行时停止替换。在正常模式下，当CPU开始在高功率状态下运行时，缓冲器/微型缓存类似于常规高速缓存，并且不能处理非缓存访问。在一种使用场景中，保留在缓冲/微型缓存中的数据是以压缩格式维护的图形刷新数据。

3. 发明授权

US07958312B2 Small and power-efficient cache that can provide data for background DMA devices while the processor is in a low-power state 有权
标题翻译：小而高功效的缓存，可在处理器处于低功耗状态时为背景DMA设备提供数据
公开(公告)号：US07958312B2
公开(公告)日：2011-06-07
申请号：US11559069
申请日：2006-11-13
申请人： Laurent R. Moll , Yu Qing Cheng , Peter N. Glaskowsky , Seungyoon Peter Song
发明人： Laurent R. Moll , Yu Qing Cheng , Peter N. Glaskowsky , Seungyoon Peter Song
IPC分类号： G06F12/00
CPC分类号： G06F12/0835 , G06F1/3225 , G06F12/0802 , G06F12/0808 , G06F12/0864 , G06F12/0888 , G06F2212/1028 , G06F2212/6046 , Y02D10/13
摘要： Small and power-efficient buffer/mini-cache sources and sinks selected DMA accesses directed to a memory space included in a coherency domain of a microprocessor when cached data in the microprocessor is inaccessible due to any or all of the microprocessor being in a low-power state not supporting snooping. Satisfying the selected DMA accesses via the buffer/mini-cache enables reduced power consumption by allowing the microprocessor (or portion thereof) to remain in the low-power state. The buffer/mini-cache may be operated (temporarily) incoherently with respect to the cached data in the microprocessor and flushed before deactivation to synchronize with the cached data when the microprocessor (or portion thereof) transitions to a high-power state that enables snooping. Alternatively the buffer/mini-cache may be operated in a manner (incrementally) coherent with the cached data. The microprocessor implements one or more processors having associated cache systems (such as various arrangements of first-, second-, and higher-level caches).
摘要翻译：当微处理器中的缓存数据由于任何或所有微处理器处于低电平状态时，微处理器中的高速缓存数据不可访问时，小型和功率高效的缓冲器/微型高速缓冲存储器源和接收器被选择指向微处理器的相干域中的存储器空间，电源状态不支持窥探。通过缓冲器/微型缓存来满足所选择的DMA访问通过允许微处理器（或其一部分）保持在低功率状态来降低功耗。缓冲器/微型高速缓存可以相对于微处理器中的高速缓存数据非相干地操作（暂时地），并且在微处理器（或其部分）转换到启用窥探的高功率状态之前，在去激活之前刷新以与缓存的数据同步。或者，缓冲器/微型缓存可以以与缓存的数据相一致的方式（递增地）操作。微处理器实现具有相关联的高速缓存系统（例如第一，第二和更高级别高速缓存的各种布置）的一个或多个处理器。

4. 发明授权

US07904659B2 Power conservation via DRAM access reduction 有权
标题翻译：通过DRAM访问减少节电
公开(公告)号：US07904659B2
公开(公告)日：2011-03-08
申请号：US11559133
申请日：2006-11-13
申请人： Laurent R. Moll , Yu Qing Cheng , Peter N. Glaskowsky , Seungyoon Peter Song
发明人： Laurent R. Moll , Yu Qing Cheng , Peter N. Glaskowsky , Seungyoon Peter Song
IPC分类号： G06F12/00
CPC分类号： G06F12/0802 , G06F1/3203 , G06F1/3225 , G06F1/3275 , G06F12/0875 , G06F12/0888 , G06F13/1694 , G06F2212/1028 , G06F2212/2515 , Y02D10/13 , Y02D10/14
摘要： Power conservation via DRAM access reduction is provided by a buffer/mini-cache selectively operable in a normal mode and a buffer mode. In the buffer mode, entered when CPUs begin operating in low-power states, non-cacheable accesses (such as generated by a DMA device) matching specified physical address ranges are processed by the buffer/mini-cache, instead of by a memory controller and DRAM. The buffer/mini-cache processing includes allocating lines when references miss, and returning cached data from the buffer/mini-cache when references hit. Lines are replaced in the buffer/mini-cache according to one of a plurality of replacement policies, including ceasing replacement when there are no available free lines. In the normal mode, entered when CPUs begin operating in high-power states, the buffer/mini-cache operates akin to a conventional cache and non-cacheable accesses are not processed therein. In one usage scenario, data retained in the buffer/mini-cache is graphics refresh data maintained in a compressed format.
摘要翻译：通过DRAM访问减少的功率节省由在正常模式和缓冲模式下选择性地操作的缓冲器/微型缓存器提供。在缓冲模式下，当CPU开始在低功耗状态下运行时，与缓存/微型缓存进行匹配的非缓存访问（例如由DMA设备产生的）与指定的物理地址范围匹配，而不是由存储器控制器和DRAM。缓冲/微型缓存处理包括在引用未命中时分配线路，以及当引用命中时从缓冲器/微型缓存器返回缓存数据。根据多个替换策略中的一个替换策略，在缓冲器/微型缓存中替换行，包括当没有可用的空行时停止替换。在正常模式下，当CPU开始在高功率状态下运行时，缓冲器/微型缓存类似于常规高速缓存，并且不能处理非缓存访问。在一种使用场景中，保留在缓冲/微型缓存中的数据是以压缩格式维护的图形刷新数据。

5. 发明授权

US07899990B2 Power conservation via DRAM access 有权
标题翻译：通过DRAM访问进行节能
公开(公告)号：US07899990B2
公开(公告)日：2011-03-01
申请号：US11559192
申请日：2006-11-13
申请人： Laurent R. Moll , Seungyoon Peter Song , Peter N. Glaskowsky , Yu Qing Cheng
发明人： Laurent R. Moll , Seungyoon Peter Song , Peter N. Glaskowsky , Yu Qing Cheng
IPC分类号： G06F13/00
CPC分类号： G06F1/3203 , G06F1/3225 , G06F1/3275 , G06F12/0802 , G06F12/0888 , G06F2212/2515 , Y02D10/13 , Y02D10/14
摘要： Power conservation via DRAM access reduction is provided by a buffer/mini-cache selectively operable in a normal mode and a buffer mode. In the buffer mode, entered when CPUs begin operating in low-power states, non-cacheable accesses (such as generated by a DMA device) matching specified physical address ranges, or having specific characteristics of the accesses themselves, are processed by the buffer/mini-cache, instead of by a memory controller and DRAM. The buffer/mini-cache processing includes allocating lines when references miss, and returning cached data from the buffer/mini-cache when references hit. Lines are replaced in the buffer/mini-cache according to one of a plurality of replacement policies, including ceasing replacement when there are no available free lines. In the normal mode, entered when CPUs begin operating in high-power states, the buffer/mini-cache operates akin to a conventional cache and non-cacheable accesses are not processed therein.
摘要翻译：通过DRAM访问减少的功率节省由在正常模式和缓冲模式下选择性地操作的缓冲器/微型缓存器提供。在缓冲模式下，当CPU开始在低功率状态下运行时，与缓存/存储器相关的特定物理地址范围匹配或具有访问本身的特定特性的非缓存访问（例如由DMA设备生成）微型缓存，而不是由存储器控制器和DRAM。缓冲/微型缓存处理包括在引用未命中时分配线路，以及当引用命中时从缓冲器/微型缓存器返回缓存数据。根据多个替换策略中的一个替换策略，在缓冲器/微型缓存中替换行，包括当没有可用的空行时停止替换。在正常模式下，当CPU开始在高功率状态下运行时，缓冲器/微型缓存类似于常规高速缓存，并且不能处理非缓存访问。

6. 发明授权

US09336752B1 Microprocessor including a display interface in the microprocessor 有权
标题翻译：微处理器包括微处理器中的显示接口
公开(公告)号：US09336752B1
公开(公告)日：2016-05-10
申请号：US11963579
申请日：2007-12-21
申请人： Peter N. Glaskowsky
发明人： Peter N. Glaskowsky
IPC分类号： G06F13/14 , G09G5/36 , G06T1/20 , G09G5/393 , G09G5/395 , G09G5/39
CPC分类号： G09G5/363 , G06F3/14 , G06F3/1438 , G06T1/20 , G09G5/001 , G09G5/39 , G09G5/393 , G09G5/395 , G09G2330/021 , G09G2360/06 , G09G2360/125
摘要： A processing system is disclosed. The processing system comprises a first integrated circuit. The first integrated circuit includes a processor core, a display interface and memory controller coupled to a first bus interface. The display interface is adapted to display graphical information generated by a graphics engine. A graphics engine is not on the first integrated circuit. The processing system includes a second bus interface for allowing communication with the first integrated circuit via the first bus interface. The second bus interface is adapted to allow for communication to a graphics engine.
摘要翻译：公开了一种处理系统。处理系统包括第一集成电路。第一集成电路包括耦合到第一总线接口的处理器核心，显示器接口和存储器控制器。显示界面适于显示由图形引擎生成的图形信息。图形引擎不在第一集成电路上。处理系统包括第二总线接口，用于允许经由第一总线接口与第一集成电路进行通信。第二总线接口适于允许与图形引擎的通信。

7. 发明授权

US08281308B1 Virtual core remapping based on temperature 有权
标题翻译：基于温度的虚拟核心重映射
公开(公告)号：US08281308B1
公开(公告)日：2012-10-02
申请号：US11933199
申请日：2007-10-31
申请人： Yu Qing Cheng , John Gregory Favor , Peter N. Glaskowsky , Carlos Puchol , Seungyoon Peter Song
发明人： Yu Qing Cheng , John Gregory Favor , Peter N. Glaskowsky , Carlos Puchol , Seungyoon Peter Song
IPC分类号： G06F9/455
CPC分类号： G06F9/455 , G06F9/4825 , Y02D10/24
摘要： A virtual core management system including a first physical core and a second physical core, and a virtual core including a collection of logical states associated with execution of a program. The virtual core management system further includes a first temperature sensor configured to sense a temperature of the first physical core and a second temperature sensor configured to sense a temperature of the second physical core, and a virtual core management component configured to map the virtual core to one of the first physical core and the second physical core based on at least one of the temperature of the first physical core and the temperature of the second physical core.
摘要翻译：包括第一物理核心和第二物理核心的虚拟核心管理系统以及包括与执行程序相关联的逻辑状态的集合的虚拟核心。虚拟核心管理系统还包括配置成感测第一物理核心的温度的第一温度传感器和被配置为感测第二物理核心的温度的第二温度传感器，以及配置成将虚拟核心映射到基于第一物理核心的温度和第二物理核心的温度中的至少一个的第一物理核心和第二物理核心之一。

8. 发明授权

US08219788B1 Virtual core management 有权
标题翻译：虚拟核心管理
公开(公告)号：US08219788B1
公开(公告)日：2012-07-10
申请号：US11933267
申请日：2007-10-31
申请人： Yu Qing Cheng , Peter N. Glaskowsky , Carlos Puchol , Seungyoon Peter Song
发明人： Yu Qing Cheng , Peter N. Glaskowsky , Carlos Puchol , Seungyoon Peter Song
IPC分类号： G06F9/00
CPC分类号： G06F9/455 , G06F9/4825 , Y02D10/24
摘要： A virtual core management system including a first physical core having a first utilization constraint, a second physical core having a second utilization constraint, and a virtual core including a collection of logical states associated with execution of a program. The virtual core management system further includes a utilization indicator configured to measure a utilization of the first physical core with respect to the first utilization constraint and measure a utilization of the second physical core with respect to the second utilization constraint, and a virtual core management component configured to map the virtual core to one of the first physical core and the second physical core based on at least one of the utilization of the first physical core and the utilization of the second physical core.
摘要翻译：一种虚拟核心管理系统，包括具有第一利用约束的第一物理核心，具有第二利用约束的第二物理核心和包括与执行程序相关联的逻辑状态的集合的虚拟核心。所述虚拟核心管理系统还包括利用指示器，其被配置为测量所述第一物理核心相对于所述第一利用约束的利用率并且测量所述第二物理核心相对于所述第二利用约束的利用率，以及虚拟核心管理组件被配置为基于所述第一物理核心的利用和所述第二物理核心的利用中的至少一个来将所述虚拟核心映射到所述第一物理核心和所述第二物理核心之一。

9. 发明授权

US07647452B1 Re-fetching cache memory enabling low-power modes 有权
标题翻译：重新获取启用低功耗模式的高速缓存
公开(公告)号：US07647452B1
公开(公告)日：2010-01-12
申请号：US11751949
申请日：2007-05-22
申请人： Laurent R. Moll , Peter N. Glaskowsky , Joseph B. Rowlands
发明人： Laurent R. Moll , Peter N. Glaskowsky , Joseph B. Rowlands
IPC分类号： G06F12/00
CPC分类号： G11C7/20 , G06F12/0802 , G06F12/0804 , G06F12/0864 , G06F12/0888 , G06F12/0891 , G06F2212/1021 , G06F2212/1028 , G06F2212/2515 , G11C8/14 , G11C11/413 , G11C2207/2245 , Y02D10/13
摘要： A re-fetching cache memory improves efficiency of a processor, for example by reducing power consumption and/or increasing performance. When the cache memory is disabled or temporarily used for another purpose, a data portion of the cache memory is flushed, and a tag portion is saved in an archive. In some embodiments, the tag portion operates “in-place” as the archive, and in further embodiments, is placed in a reduced-power mode. In some embodiments, less than the full tag portion is archived. When the cache memory is re-enabled or when the temporary use completes, optionally and/or selectively, the tag portion is repopulated from the archive, and the data portion is re-fetched according to the repopulated tag portion. In some embodiments, less than the full archive is restored. According to various embodiments, processor access to the cache is enabled during one or more of: the saving; the repopulating; and the re-fetching.
摘要翻译：重新获取高速缓冲存储器可以提高处理器的效率，例如降低功耗和/或提高性能。当缓存存储器被禁用或暂时用于另一目的时，高速缓冲存储器的数据部分被刷新，并且标签部分被保存在存档中。在一些实施例中，标签部分作为归档操作“就地”，并且在另外的实施例中，被放置在降低功率模式中。在一些实施例中，小于完整标签部分被归档。当高速缓冲存储器被重新启用或暂时使用完成时，可选地和/或选择性地，标签部分从归档重新填充，并且数据部分根据重新填充的标签部分重新获取。在一些实施例中，恢复小于完整归档。根据各种实施例，在以下的一个或多个中启用对高速缓存的处理器访问：保存; 重新填补并重新获取。

10. 发明授权

US08225315B1 Virtual core management 有权
标题翻译：虚拟核心管理
公开(公告)号：US08225315B1
公开(公告)日：2012-07-17
申请号：US11933319
申请日：2007-10-31
申请人： Yu Qing Cheng , John Gregory Favor , Peter N. Glaskowsky , Laurent R. Moll , Carlos Puchol , Joseph Rowlands , Seungyoon Peter Song
发明人： Yu Qing Cheng , John Gregory Favor , Peter N. Glaskowsky , Laurent R. Moll , Carlos Puchol , Joseph Rowlands , Seungyoon Peter Song
IPC分类号： G06F9/455 , G06F15/76
CPC分类号： G06F9/455 , G06F9/4825 , Y02D10/24
摘要： A virtual core management system including a physical core and a first virtual core including a collection of logical states associated with execution of a first program. The first virtual core is mapped to the physical core. The virtual core management system further includes a second virtual core including a collection of logical states associated with execution of a second program, and a virtual core management component configured to unmap the first virtual core from the physical core and map the second virtual core to the physical core in response to the virtual core management component detecting that the physical core is idle.
摘要翻译：一种包括物理核心和第一虚拟核心的虚拟核心管理系统，包括与执行第一程序相关联的逻辑状态的集合。第一个虚拟内核映射到物理内核。虚拟核心管理系统还包括第二虚拟核心，其包括与执行第二程序相关联的逻辑状态的集合，虚拟核心管理组件被配置为从物理核心取消映射第一虚拟核心并将第二虚拟核心映射到响应虚拟核心管理组件检测物理内核空闲的物理核心。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式