专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20070186117A1 Secure processor-based system and method 审中-公开
标题翻译：基于安全处理器的系统和方法
公开(公告)号：US20070186117A1
公开(公告)日：2007-08-09
申请号：US11431165
申请日：2006-05-09
申请人： Dean Klein , Neal Crook
发明人： Dean Klein , Neal Crook
IPC分类号： G06F12/14
CPC分类号： G06F21/46
摘要： A computer system includes a central processor unit (“CPU”), a dynamic random access memory (“DRAM”) device, a key storage device storing a decryption key, a decryption engine and a system controller coupling the CPU to the DRAM. All of these components are fabricated on a common integrated circuit substrate so that interconnections between these components are protected from unauthorized access. The system controller is also coupled through to a non-volatile memory that stores a computer program that has been encrypted. In operation, the computer program is transferred through the system controller to the decryption engine, which uses the decryption key to decrypt the computer program. The CPU executes the encrypted program, and, in doing so, transfers data between the CPU and the system memory. This data is protected from unauthorized access because the connections between the CPU and the system memory are internal to the integrated circuit.
摘要翻译：计算机系统包括中央处理器单元（“CPU”），动态随机存取存储器（“DRAM”）设备，存储解密密钥的密钥存储设备，解密引擎和将CPU耦合到DRAM的系统控制器。所有这些部件都制造在公共集成电路基板上，使得这些部件之间的互连受到保护，免受未经授权的访问。系统控制器也耦合到存储已被加密的计算机程序的非易失性存储器。在操作中，计算机程序通过系统控制器传送到使用解密密钥解密计算机程序的解密引擎。 CPU执行加密程序，在CPU和系统存储器之间传送数据。保护数据免受未经授权的访问，因为CPU和系统存储器之间的连接在集成电路内部。

2. 发明申请

US20130027565A1 IMAGE SENSORS WITH DARK PIXELS FOR REAL-TIME VERIFICATION OF IMAGING SYSTEMS 有权
标题翻译：具有深色像素的图像传感器，用于实时成像系统的验证
公开(公告)号：US20130027565A1
公开(公告)日：2013-01-31
申请号：US13399912
申请日：2012-02-17
申请人： Johannes Solhusvik , Neal Crook
发明人： Johannes Solhusvik , Neal Crook
IPC分类号： H04N17/06
CPC分类号： H04N17/002 , H04N5/335 , H04N5/3559 , H04N5/37452
摘要： An imaging system may include an array of image pixels. The array of image pixels may be provided with one or more rows and columns of optically shielded dark image pixels. The dark image pixels may be used to produce verification image data that follows the same pixel-to-output data path of light-receiving pixels. The output signals from dark pixels may be continuously or intermittently compared with a set of expected output signals to verify that the imaging system is functioning properly. In some arrangements, verification image data may include a current frame number that is encoded into the dark pixels. The encoded current frame number may be compared with an expected current frame number. In other arrangements, dark pixels may be configured to have a predetermined pattern of conversion gain levels. The output signals may be compared with a “golden” image or other predetermined set of expected output signals.
摘要翻译：成像系统可以包括图像像素阵列。图像像素阵列可以设置有一个或多个光学屏蔽的暗图像像素的行和列。暗图像像素可以用于产生跟随光接收像素的相同像素到输出数据路径的验证图像数据。来自暗像素的输出信号可以与一组预期输出信号连续或间歇地比较，以验证成像系统是否正常工作。在一些布置中，验证图像数据可以包括编码到暗像素中的当前帧号。编码的当前帧号可以与预期的当前帧号进行比较。在其他布置中，暗像素可以被配置为具有预定的转换增益级别模式。输出信号可以与黄金图像或其它预定的一组预期输出信号进行比较。

3. 发明申请

US20110119405A1 SYSTEMS AND METHODS FOR ADDRESSING AND SYNCHRONIZING MULTIPLE DEVICES 有权
标题翻译：用于寻址和同步多个设备的系统和方法
公开(公告)号：US20110119405A1
公开(公告)日：2011-05-19
申请号：US12785666
申请日：2010-05-24
申请人： Ian Parr , Neal Crook
发明人： Ian Parr , Neal Crook
IPC分类号： G06F3/00
CPC分类号： G06F13/37
摘要： This is generally directed to systems and methods for control of two or more devices through a shared control bus. For example, the devices can be coupled to a host system through the control bus. In some embodiments, the devices can be configured by the host system through address select pins of the devices. For example, the host system can sequentially program each device to change its default address to a unique address. In some embodiments, an event can be propagated through each device, thus resulting in each device receiving the event at a different time. In some embodiments, configuration by the host system can include programming each device with a value representing its own position in the chain. In this case, a device can use this value to delay its response to the event, thereby allowing all the devices in the chain to respond to the event simultaneously.
摘要翻译：这通常涉及通过共享控制总线来控制两个或更多个设备的系统和方法。例如，设备可以通过控制总线耦合到主机系统。在一些实施例中，设备可以由主机系统通过设备的地址选择引脚配置。例如，主机系统可以顺序编程每个设备以将其默认地址更改为唯一地址。在一些实施例中，可以通过每个设备传播事件，从而导致每个设备在不同的时间接收事件。在一些实施例中，主机系统的配置可以包括使用表示其在链中的其自身位置的值来编程每个设备。在这种情况下，设备可以使用该值来延迟其对事件的响应，从而允许链中的所有设备同时响应事件。

4. 发明授权

US08730330B2 Image sensors with dark pixels for real-time verification of imaging systems 有权
标题翻译：具有暗像素的图像传感器，用于实时验证成像系统
公开(公告)号：US08730330B2
公开(公告)日：2014-05-20
申请号：US13399912
申请日：2012-02-17
申请人： Johannes Solhusvik , Neal Crook
发明人： Johannes Solhusvik , Neal Crook
IPC分类号： H04N17/02 , H04N5/217 , H04N9/64
CPC分类号： H04N17/002 , H04N5/335 , H04N5/3559 , H04N5/37452
摘要： An imaging system may include an array of image pixels. The array of image pixels may be provided with one or more rows and columns of optically shielded dark image pixels. The dark image pixels may be used to produce verification image data that follows the same pixel-to-output data path of light-receiving pixels. The output signals from dark pixels may be continuously or intermittently compared with a set of expected output signals to verify that the imaging system is functioning properly. In some arrangements, verification image data may include a current frame number that is encoded into the dark pixels. The encoded current frame number may be compared with an expected current frame number. In other arrangements, dark pixels may be configured to have a predetermined pattern of conversion gain levels. The output signals may be compared with a “golden” image or other predetermined set of expected output signals.
摘要翻译：成像系统可以包括图像像素阵列。图像像素阵列可以设置有一个或多个光学屏蔽的暗图像像素的行和列。暗图像像素可以用于产生跟随光接收像素的相同像素到输出数据路径的验证图像数据。来自暗像素的输出信号可以与一组预期输出信号连续或间歇地比较，以验证成像系统是否正常工作。在一些布置中，验证图像数据可以包括编码到暗像素中的当前帧号。编码的当前帧号可以与预期的当前帧号进行比较。在其他布置中，暗像素可以被配置为具有预定的转换增益级别模式。输出信号可以与“黄金”图像或其它预定输出信号组进行比较。

5. 发明授权

US08205017B2 Systems and methods for addressing and synchronizing multiple devices 有权
标题翻译：用于寻址和同步多个设备的系统和方法
公开(公告)号：US08205017B2
公开(公告)日：2012-06-19
申请号：US12785666
申请日：2010-05-24
申请人： Ian Parr , Neal Crook
发明人： Ian Parr , Neal Crook
IPC分类号： G06F3/00
CPC分类号： G06F13/37
摘要： This is generally directed to systems and methods for control of two or more devices through a shared control bus. For example, the devices can be coupled to a host system through the control bus. In some embodiments, the devices can be configured by the host system through address select pins of the devices. For example, the host system can sequentially program each device to change its default address to a unique address. In some embodiments, an event can be propagated through each device, thus resulting in each device receiving the event at a different time. In some embodiments, configuration by the host system can include programming each device with a value representing its own position in the chain. In this case, a device can use this value to delay its response to the event, thereby allowing all the devices in the chain to respond to the event simultaneously.
摘要翻译：这通常涉及通过共享控制总线来控制两个或更多个设备的系统和方法。例如，设备可以通过控制总线耦合到主机系统。在一些实施例中，设备可以由主机系统通过设备的地址选择引脚配置。例如，主机系统可以顺序编程每个设备以将其默认地址更改为唯一地址。在一些实施例中，可以通过每个设备传播事件，从而导致每个设备在不同的时间接收事件。在一些实施例中，主机系统的配置可以包括使用表示其在链中的其自身位置的值来编程每个设备。在这种情况下，设备可以使用该值来延迟其对事件的响应，从而允许链中的所有设备同时响应事件。

6. 发明授权

US08179460B2 System, method, and apparatus for variable rate pixel data transfer and storage 有权
标题翻译：用于可变速率像素数据传输和存储的系统，方法和装置
公开(公告)号：US08179460B2
公开(公告)日：2012-05-15
申请号：US12234725
申请日：2008-09-22
申请人： Anthony Huggett , Neal Crook , Graham Kirsch , Michael Lockey
发明人： Anthony Huggett , Neal Crook , Graham Kirsch , Michael Lockey
IPC分类号： H04N3/14 , H04N5/335
CPC分类号： H04N5/335
摘要： A variable rate image sensor outputs pixel data at a variable rate using lookup tables to selectively read out particular rows at particular times. The readout rate is not constant, allowing for a smaller image buffer in the overall system.
摘要翻译：可变速率图像传感器使用查找表以可变速率输出像素数据，以在特定时间选择性地读出特定的行。读出速率不是恒定的，允许在整个系统中使用较小的图像缓冲区。

7. 发明申请

US20070150706A1 Reducing data hazards in pipelined processors to provide high processor utilization 有权
公开(公告)号：US20070150706A1
公开(公告)日：2007-06-28
申请号：US11711288
申请日：2007-02-26
申请人： Neal Crook , Alan Wootton , James Peterson
发明人： Neal Crook , Alan Wootton , James Peterson
IPC分类号： G06F9/30
CPC分类号： G06F9/30098 , G06F9/30079 , G06F9/325 , G06F9/355 , G06F9/3885
摘要： A pipelined computer processor is presented that reduces data hazards such that high processor utilization is attained. The processor restructures a set of instructions to operate concurrently on multiple pieces of data in multiple passes. One subset of instructions operates on one piece of data while different subsets of instructions operate concurrently on different pieces of data. A validity pipeline tracks the priming and draining of the pipeline processor to ensure that only valid data is written to registers or memory. Pass-dependent addressing is provided to correctly address registers and memory for different pieces of data.

8. 发明授权

US08711238B2 Systems and methods for synchronizing and controlling multiple image sensors 有权
标题翻译：用于同步和控制多个图像传感器的系统和方法
公开(公告)号：US08711238B2
公开(公告)日：2014-04-29
申请号：US13157092
申请日：2011-06-09
申请人： Neal Crook , Elaine W. Jin
发明人： Neal Crook , Elaine W. Jin
IPC分类号： H04N5/232 , H04N5/225 , H04N9/09 , H04N9/097
CPC分类号： H04N5/247 , H04N13/239 , H04N13/296
摘要： An Electronic device may include a master camera module, a slave camera module, and host subsystems. The master camera module may control some of the operations of the slave camera module. The master camera module may transmit data to the slave camera module. The master camera module may interrupt data transmission to the slave camera module, when a delay-sensitive event occurs, to transmit information corresponding to the delay-sensitive event. The slave camera module may respond to the event information with a predetermined fixed delay relative to the occurrence of the event at the master camera module.
摘要翻译：电子设备可以包括主摄像机模块，从摄像机模块和主机子系统。主摄像机模块可以控制从摄像机模块的一些操作。主摄像机模块可以将数据发送到从摄像机模块。当发生延迟敏感事件时，主摄像机模块可以中断向从摄像机模块的数据传输，以发送对应于延迟敏感事件的信息。从照相机模块可以相对于在主摄像机模块处发生的事件具有预定的固定延迟来响应事件信息。

9. 发明申请

US20120194712A1 SYSTEMS AND METHODS FOR SYNCHRONIZING AND CONTROLLING MULTIPLE IMAGE SENSORS 有权
标题翻译：用于同步和控制多个图像传感器的系统和方法
公开(公告)号：US20120194712A1
公开(公告)日：2012-08-02
申请号：US13157092
申请日：2011-06-09
申请人： Neal Crook , Eleaine W. Jin
发明人： Neal Crook , Eleaine W. Jin
IPC分类号： H04N5/225
CPC分类号： H04N5/247 , H04N13/239 , H04N13/296
摘要： An Electronic device may include a master camera module, a slave camera module, and host subsystems. The master camera module may control some of the operations of the slave camera module. The master camera module may transmit data to the slave camera module. The master camera module may interrupt data transmission to the slave camera module, when a delay-sensitive event occurs, to transmit information corresponding to the delay-sensitive event. The slave camera module may respond to the event information with a predetermined fixed delay relative to the occurrence of the event at the master camera module.
摘要翻译：电子设备可以包括主摄像机模块，从摄像机模块和主机子系统。主摄像机模块可以控制从摄像机模块的一些操作。主摄像机模块可以将数据发送到从摄像机模块。当发生延迟敏感事件时，主摄像机模块可以中断向从摄像机模块的数据传输，以发送对应于延迟敏感事件的信息。从照相机模块可以相对于在主摄像机模块处发生的事件具有预定的固定延迟来响应事件信息。

10. 发明申请

US20100073535A1 SYSTEM, METHOD, AND APPARATUS FOR VARIABLE RATE PIXEL DATA TRANSFER AND STORAGE 有权
标题翻译：用于可变速率像素数据传输和存储的系统，方法和装置
公开(公告)号：US20100073535A1
公开(公告)日：2010-03-25
申请号：US12234725
申请日：2008-09-22
申请人： Anthony Huggett , Neal Crook , Graham Krisch , Michael Lockey
发明人： Anthony Huggett , Neal Crook , Graham Krisch , Michael Lockey
IPC分类号： H04N5/335
CPC分类号： H04N5/335
摘要： A variable rate image sensor outputs pixel data at a variable rate using lookup tables to selectively read out particular rows at particular times. The readout rate is not constant, allowing for a smaller image buffer in the overall system.
摘要翻译：可变速率图像传感器使用查找表以可变速率输出像素数据，以在特定时间选择性地读出特定的行。读出速率不是恒定的，允许在整个系统中使用较小的图像缓冲区。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式