专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07279878B2 Output regulating device for regulating output of electric power source depending on input therefrom 失效
标题翻译：输出调节装置，用于根据其输入调节电源的输出
公开(公告)号：US07279878B2
公开(公告)日：2007-10-09
申请号：US10933796
申请日：2004-09-03
申请人： Mitsuaki Ootani , Yasuo Hosaka
发明人： Mitsuaki Ootani , Yasuo Hosaka
IPC分类号： G05F1/10 , G05F5/00
CPC分类号： H02M3/156
摘要： If an input voltage to an output control device is above a lower limit value, the output control device operates in a constant voltage control mode for maintaining an output voltage at a substantially constant voltage. If the input voltage of the output control device falls below the lower limit value, the output voltage is controlled to be lower than the constant voltage in the constant voltage control mode, and the output control device operates in a lower limit value sustaining mode for maintaining the input voltage at the lower limit value. Then, the output control device shifts to a current increasing mode in which the output current rises as the output voltage falls.
摘要翻译：如果对输出控制装置的输入电压高于下限值，则输出控制装置以恒定电压控制模式工作，以将输出电压保持在基本恒定的电压。如果输出控制装置的输入电压低于下限值，则输出电压被控制为低于恒定电压控制模式中的恒定电压，并且输出控制装置在维持下限值维持模式下工作输入电压在下限值。然后，输出控制装置转移到输出电流随着输出电压下降而上升的电流增加模式。

2. 发明申请

US20050052222A1 Output control device for electric power source 失效
标题翻译：电源输出控制装置
公开(公告)号：US20050052222A1
公开(公告)日：2005-03-10
申请号：US10933796
申请日：2004-09-03
申请人： Mitsuaki Ootani , Yasuo Hosaka
发明人： Mitsuaki Ootani , Yasuo Hosaka
IPC分类号： H02M3/28 , H01M8/04 , H02M3/155 , H02M3/156 , H03B1/00
CPC分类号： H02M3/156
摘要： If an input voltage to an output control device is above a lower limit value, the output control device operates in a constant voltage control mode for maintaining an output voltage at a substantially constant voltage. If the input voltage of the output control device falls below the lower limit value, the output voltage is controlled to be lower than the constant voltage in the constant voltage control mode, and the output control device operates in a lower limit value sustaining mode for maintaining the input voltage at the lower limit value. Then, the output control device shifts to a current increasing mode in which the output current rises as the output voltage falls.
摘要翻译：如果对输出控制装置的输入电压高于下限值，则输出控制装置以恒定电压控制模式工作，以将输出电压保持在基本恒定的电压。如果输出控制装置的输入电压低于下限值，则输出电压被控制为低于恒定电压控制模式中的恒定电压，并且输出控制装置在维持下限值维持模式下工作输入电压在下限值。然后，输出控制装置转移到输出电流随着输出电压下降而上升的电流增加模式。

3. 发明授权

US06472854B2 Battery operated power circuit and driving method thereof 失效
标题翻译：电池供电电路及其驱动方法
公开(公告)号：US06472854B2
公开(公告)日：2002-10-29
申请号：US09836162
申请日：2001-04-17
申请人： Mitsuaki Ootani
发明人： Mitsuaki Ootani
IPC分类号： G05F140
CPC分类号： H02M3/158 , H02J7/0065
摘要： An FET 21 is connected in parallel to a series circuit of a switching device 13 and an inductor 12 between an input terminal 11a and an output terminal 11b, wherein an output voltage Vout is dropped only by an operation of the switching device 13; the FET 21 is turned on by a driving circuit 22 when the switching device 13 sustains an on duty factor of 100% so that a series resistance of the switching device 13 and the inductor 12 is connected in parallel to an on resistance of the FET 21, thereby increasing a supply current and extending a period during which an output voltage provided to the output terminal 11b is sustained at a predetermined level. Therefore, a power circuit capable of extending an operating time of a battery-operated power supply, a method for driving same, and further an electronic module implementing same can be obtained.
摘要翻译： FET21与开关器件13的串联电路和输入端子11a与输出端子11b之间的电感器12并联连接，其中输出电压Vout仅通过开关器件13的操作而下降; 当开关器件13保持占空因数为100％时，FET21由驱动电路22导通，使得开关器件13和电感器12的串联电阻并联连接到FET 21的导通电阻从而增加供电电流并且延长提供给输出端子11b的输出电压维持在预定电平的期间。因此，可以获得能够延长电池供电电源的工作时间的电力电路，其驱动方法，以及进一步实现电池模块的电子模块。

4. 发明授权

US06353309B1 Switching circuit having a switching semiconductor device and control method thereof 失效
标题翻译：具有开关半导体器件的开关电路及其控制方法
公开(公告)号：US06353309B1
公开(公告)日：2002-03-05
申请号：US09608023
申请日：2000-06-29
申请人： Mitsuaki Ootani , Yoshiyuki Wasada , Nobuyuki Yamazaki , Yasushi Inoue , Takeshi Nakayama , Junichi Shimamura , Yuji Ebinuma , Takayuki Tsukamoto
发明人： Mitsuaki Ootani , Yoshiyuki Wasada , Nobuyuki Yamazaki , Yasushi Inoue , Takeshi Nakayama , Junichi Shimamura , Yuji Ebinuma , Takayuki Tsukamoto
IPC分类号： G05F140
CPC分类号： G05F1/575 , H03K17/122
摘要： The present invention provides a switching circuit and an electronic switching component having a switching semiconductor device to perform switching between a conducting state and a non-conducting state of a conducting path to thereby reduce the power loss thereof and a control method thereof. In the present invention, at least two FETs 11 and 12, wherein the FET 11 has a faster switching time and the FET 12 has a lower ON resistance. Active terminals (drains and sources) of the FETs 11 and 12 are connected to each other in parallel. By employing these FETs 11 and 12, the conversion between an ON-state and an OFF-state of the conducting path is performed. In converting from the non-conducting state to the conducting state, the control circuit 13 first turns on the FET 11 and then turns on the FET 12 when if a voltage between terminals of the FET 11 reaches around a saturation value thereof. In converting from the conducting state to the non-conducting state, the control circuit 13 first turns off the FET 12 and then turns off the FET 11 when if a voltage between terminals of the FET 11 reaches around a saturation value thereof.
摘要翻译：本发明提供一种开关电路和具有开关半导体器件的电子开关元件，以进行导通路径的导通状态和非导通状态之间的切换，从而降低其功率损耗及其控制方法。在本发明中，至少两个FET 11和12，其中FET 11具有更快的开关时间，并且FET 12具有较低的导通电阻。 FET 11和12的有源端子（漏极和源极）并联连接。通过采用这些FET11,12，进行导通路径的导通状态和截止状态之间的转换。在从非导通状态转换为导通状态时，如果FET 11的端子之间的电压达到其饱和值，则控制电路13首先接通FET 11，然后导通FET 12。在从导通状态转换为非导通状态时，如果FET 11的端子之间的电压达到其饱和值，则控制电路13首先关断FET 12，然后关断FET 11。

5. 发明授权

US06301114B1 Multilayered electronic part and electronic circuit module including therein the multilayered electronic part 失效
标题翻译：多层电子部件和电子电路模块，其中包括多层电子部件
公开(公告)号：US06301114B1
公开(公告)日：2001-10-09
申请号：US09576059
申请日：2000-05-20
申请人： Mitsuaki Ootani
发明人： Mitsuaki Ootani
IPC分类号： H05K720
CPC分类号： H05K3/4629 , H01L23/3677 , H01L23/3735 , H01L2224/16 , H01L2224/16225 , H01L2224/32245 , H01L2224/73253 , H01L2924/01078 , H01L2924/01079 , H01L2924/15174 , H01L2924/1532 , H01L2924/3025 , H05K1/0206 , H05K1/0207 , H05K1/0306 , H05K1/141 , H05K1/162 , H05K1/165 , H05K3/4641 , H05K2201/09481 , H05K2201/10674
摘要： The present invention provides a multilayered electronic component (110) having improved thermolytic effect for an electronic circuit module (100), facilitating the realization of a miniaturization of the electronic circuit module (100). The multilayered electronic component (110) is provided with a first surface (111), a second opposite surface and side surfaces. A heat dissipation pattern (116) is formed in the multilayered electronic component (110) in a vicinity of the first surface (111) thereof on which a plurality of lands (114) is formed, in such a way that at least one land (114) is electrically connected to the heat dissipation pattern (116). A semiconductor chip (140) is mounted on the first surface (111) of the multilayered electronic component (110), thereby forming the electronic circuit module (100). Heat induced in the semiconductor chip (140) is emitted from the heat dissipation pattern (116), which will, in turn, make a thermolytic effect of the electronic circuit module (100) be improved.
摘要翻译：本发明提供了一种具有改善的电子电路模块（100）的热分解效果的多层电子部件（110），有助于实现电子电路模块（100）的小型化。多层电子部件（110）设置有第一表面（111），第二相对表面和侧表面。在多层电子部件（110）的形成有多个焊盘（114）的第一面（111）附近形成散热图案（116），使得至少一个焊盘（ 114）电连接到散热图案（116）。半导体芯片（140）安装在多层电子部件（110）的第一表面（111）上，从而形成电子电路模块（100）。从散热图案（116）发射在半导体芯片（140）中感应的热量，从而提高电子电路模块（100）的热分解效果。

6. 发明授权

US06232562B1 Hybrid integrated circuit device 失效
标题翻译：混合集成电路器件
公开(公告)号：US06232562B1
公开(公告)日：2001-05-15
申请号：US09406717
申请日：1999-09-28
申请人： Kiichi Kikuchi , Yuji Ebinuma , Yasuo Hosaka , Yoshiyuki Wasada , Kenji Kaneta , Hajime Hasegawa , Mitsuaki Ootani
发明人： Kiichi Kikuchi , Yuji Ebinuma , Yasuo Hosaka , Yoshiyuki Wasada , Kenji Kaneta , Hajime Hasegawa , Mitsuaki Ootani
IPC分类号： H05K116
CPC分类号： H05K1/0218 , H05K1/181 , H05K2201/0715 , H05K2201/0792 , H05K2201/093 , H05K2201/09336 , H05K2201/1003 , Y02P70/611
摘要： A hybrid integrated circuit device is provided which suppresses lowering of the inductance value of a mounted coil component. A hybrid integrated circuit device according to the present invention has such a structure that a wiring pattern is provided on at least one main face of a substrate, a laid core type coil component is mounted on at least one main surface of the substrate, and a conductor pattern including a ground pattern is provided at least either on a main face opposite to the surface of the substrate upon which the laid core type coil component is mounted or in an interior of the substrate. In particular, the hybrid integrated circuit device has a configuration such that a magnetic flux passing window, having an absence of ground pattern, is provided in an orthographic projection area corresponding to a winding portion of the coil component in the conductor pattern.
摘要翻译：提供一种混合集成电路器件，其抑制安装的线圈部件的电感值的降低。根据本发明的混合集成电路器件具有在基板的至少一个主面上设置布线图案的结构，在基板的至少一个主表面上安装铺设的芯型线圈部件，在与放置的芯型线圈部件的基板的表面相反的主面上或者在基板的内部，至少提供包括接地图案的导体图案。特别地，混合集成电路器件具有这样的结构，即在与导体图案中的线圈部件的绕组部分对应的正投影区域中设置不具有接地图案的磁通通过窗口。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式