专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20110231709A1 Method for checking data consistency in a system on chip 有权
标题翻译：检查片上系统的数据一致性的方法
公开(公告)号：US20110231709A1
公开(公告)日：2011-09-22
申请号：US13064262
申请日：2011-03-15
申请人： Marc Bellocchio , Christophe Gogniat
发明人： Marc Bellocchio , Christophe Gogniat
IPC分类号： G06F11/36
CPC分类号： G06F11/0751 , G06F11/0724 , G06F21/55 , G06F21/75
摘要： The invention aims to provide a method and a system on chip able to detect at once hardware and software errors to prevent manipulations for retrieving cryptographic keys, inserting or suppressing instructions to bypass security processes, modifying programs or memory content etc. The system on chip comprises a core including at least two processors, registers, and a data consistency check module. The core is connected to at least one set of memories containing zones for instructions of a first program and of a second program, said instructions being to be executed respectively by the first and second processor, which respectively produce and store result data into the registers and the memories. The data consistency check module is configured to verify conformity of the produced result data by comparing a test result obtained by carrying out a predetermined function F over one of the first or second result data with the corresponding second or first result data and to continue execution of instructions of each program when the comparison is successful, or stop execution when the comparison shows an error.
摘要翻译：本发明旨在提供一种能够一次检测硬件和软件错误的方法和系统，以防止检索加密密钥的操作，插入或抑制指令绕过安全过程，修改程序或存储器内容等。片上系统包括包括至少两个处理器，寄存器和数据一致性检查模块的核心。核心连接到包含第一程序和第二程序的指令的区域的至少一组存储器，所述指令将分别由第一和第二处理器执行，第一和第二处理器分别产生并将结果数据存储到寄存器中，回忆数据一致性检查模块被配置为通过将通过在第一或第二结果数据中的一个上执行预定函数F获得的测试结果与相应的第二或第一结果数据进行比较来验证所生成的结果数据的一致性，并且继续执行比较成功时每个程序的指令，或比较显示错误时停止执行。

2. 发明授权

US09069953B2 Method for checking data consistency in a system on chip 有权
标题翻译：检查片上系统的数据一致性的方法
公开(公告)号：US09069953B2
公开(公告)日：2015-06-30
申请号：US13064262
申请日：2011-03-15
申请人： Marc Bellocchio , Christophe Gogniat
发明人： Marc Bellocchio , Christophe Gogniat
IPC分类号： G06F11/00 , G06F21/55 , G06F21/75
CPC分类号： G06F11/0751 , G06F11/0724 , G06F21/55 , G06F21/75
摘要： The invention aims to provide a method and a system on chip able to detect at once hardware and software errors to prevent manipulations for retrieving cryptographic keys, inserting or suppressing instructions to bypass security processes, modifying programs or memory content etc. The system on chip comprises a core including at least two processors, registers, and a data consistency check module. The core is connected to at least one set of memories containing zones for instructions of a first program and of a second program, said instructions being to be executed respectively by the first and second processor, which respectively produce and store result data into the registers and the memories. The data consistency check module is configured to verify conformity of the produced result data by comparing a test result obtained by carrying out a predetermined function F over one of the first or second result data with the corresponding second or first result data and to continue execution of instructions of each program when the comparison is successful, or stop execution when the comparison shows an error.
摘要翻译：本发明旨在提供一种能够一次检测硬件和软件错误的方法和系统，以防止检索加密密钥的操作，插入或抑制指令绕过安全过程，修改程序或存储器内容等。片上系统包括包括至少两个处理器，寄存器和数据一致性检查模块的核心。核心连接到包含第一程序和第二程序的指令的区域的至少一组存储器，所述指令将分别由第一和第二处理器执行，第一和第二处理器分别产生并将结果数据存储到寄存器中，回忆数据一致性检查模块被配置为通过将通过在第一或第二结果数据中的一个上执行预定函数F获得的测试结果与相应的第二或第一结果数据进行比较来验证所生成的结果数据的一致性，并且继续执行比较成功时每个程序的指令，或比较显示错误时停止执行。

3. 发明申请

US20090319741A1 SECURE MEMORY MANAGEMENT SYSTEM AND METHOD 有权
标题翻译：安全存储管理系统和方法
公开(公告)号：US20090319741A1
公开(公告)日：2009-12-24
申请号：US12489712
申请日：2009-06-23
申请人： Fabien Gremaud , Christophe Gogniat , Marc Bellocchio , Pascal Fuchs
发明人： Fabien Gremaud , Christophe Gogniat , Marc Bellocchio , Pascal Fuchs
IPC分类号： G06F12/14 , G06F21/00 , H04L9/00 , G06F12/00
CPC分类号： G06F21/57 , G06F21/79
摘要： The present invention describes a system and a method for securely loading digital information from a storage device into a memory module in a data processing system, said data processing system comprising at least one storage device, one memory module and at least one processor, said data processing system further comprising a memory access controller module connected between the processor and the memory module, and a secure memory management module connected to the processor, the memory module, the storage device and the memory access controller. Requests by the processor for data are passed to the secure memory management module, which loads the data from the storage device to the memory module and configures the memory access controller such that the processor will have access to the data.
摘要翻译：本发明描述了一种用于将数字信息从存储设备安全地加载到数据处理系统中的存储器模块的系统和方法，所述数据处理系统包括至少一个存储设备，一个存储器模块和至少一个处理器，所述数据处理系统还包括连接在处理器和存储器模块之间的存储器访问控制器模块，以及连接到处理器，存储器模块，存储设备和存储器访问控制器的安全存储器管理模块。处理器对数据的请求被传递到安全存储器管理模块，安全存储器管理模块将数据从存储设备加载到存储器模块，并配置存储器访问控制器，使得处理器能够访问数据。

4. 发明授权

US08489836B2 Secure memory management system and method 有权
标题翻译：安全的内存管理系统和方法
公开(公告)号：US08489836B2
公开(公告)日：2013-07-16
申请号：US12489712
申请日：2009-06-23
申请人： Fabien Gremaud , Christophe Gogniat , Marc Bellocchio , Pascal Fuchs
发明人： Fabien Gremaud , Christophe Gogniat , Marc Bellocchio , Pascal Fuchs
IPC分类号： G06F13/10
CPC分类号： G06F21/57 , G06F21/79
摘要： The present invention describes a system and a method for securely loading digital information from a storage device into a memory module in a data processing system, said data processing system comprising at least one storage device, one memory module and at least one processor, said data processing system further comprising a memory access controller module connected between the processor and the memory module, and a secure memory management module connected to the processor, the memory module, the storage device and the memory access controller. Requests by the processor for data are passed to the secure memory management module, which loads the data from the storage device to the memory module and configures the memory access controller such that the processor will have access to the data.
摘要翻译：本发明描述了一种用于将数字信息从存储设备安全地加载到数据处理系统中的存储器模块的系统和方法，所述数据处理系统包括至少一个存储设备，一个存储器模块和至少一个处理器，所述数据处理系统还包括连接在处理器和存储器模块之间的存储器访问控制器模块，以及连接到处理器，存储器模块，存储设备和存储器访问控制器的安全存储器管理模块。处理器对数据的请求被传递到安全存储器管理模块，安全存储器管理模块将数据从存储设备加载到存储器模块，并配置存储器访问控制器，使得处理器能够访问数据。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式