专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07248573B2 Interface system for wireless node and network node 失效
标题翻译：无线节点和网络节点的接口系统
公开(公告)号：US07248573B2
公开(公告)日：2007-07-24
申请号：US09909759
申请日：2001-07-23
申请人： Lee C Harrison , Edward Turner , Bryan J Donoghue , Tin Lam , Benjamin J O Kerr
发明人： Lee C Harrison , Edward Turner , Bryan J Donoghue , Tin Lam , Benjamin J O Kerr
IPC分类号： H04Q7/24
CPC分类号： H04L12/4633 , H04L12/4625 , H04W4/18
摘要： An interface between a wireless node and a network node includes an encapsulator for temporarily converting data frames into Ethernet frames for the link between the two nodes and de-encapsulating the Ethernet frames before the data is processed at the network node.
摘要翻译：无线节点和网络节点之间的接口包括用于将数据帧临时转换为用于两个节点之间的链路的以太网帧并在数据在网络节点处理之前解封装以太网帧的封装器。

2. 发明授权

US06751700B2 Date processor and storage system including a set associative cache with memory aliasing 失效
标题翻译：日期处理器和存储系统，包括具有存储器混叠的集合关联高速缓存
公开(公告)号：US06751700B2
公开(公告)日：2004-06-15
申请号：US09822244
申请日：2001-04-02
申请人： Bryan J Donoghue , Lee C Harrison , Edward Turner , Tin Lam , Victoria A Griffiths
发明人： Bryan J Donoghue , Lee C Harrison , Edward Turner , Tin Lam , Victoria A Griffiths
IPC分类号： G06F1200
CPC分类号： G06F12/0835 , G06F12/0864
摘要： A data processor and storage system which comprises a data processor, a cache memory and a main memory is arranged so that the addressing of the main memory produces a multiplicity of spaced aliases, the multiplicity being greater than the set-associativity of the cache memory. The cache memory may be a multiple way set associative cache memory with the system including a round robin allocator for controlling the storing of successive data items in the different ways of the set associative cache. The cache may also be a direct mapped cache having single way set-associativity so that the round robin allocator is not required. The system may also include a direct memory access (DMA) device for copying data items into the memory. The memory may be a buffer memory which is divided into a plurality of packet buffers.
摘要翻译：包括数据处理器，高速缓冲存储器和主存储器的数据处理器和存储系统被布置成使得主存储器的寻址产生多个间隔的别名，多重性大于高速缓存存储器的集合关联性。高速缓冲存储器可以是多路集相关高速缓冲存储器，其中该系统包括循环分配器，用于以不同的方式对该组关联高速缓存存储连续的数据项。高速缓存还可以是具有单向集合关联性的直接映射高速缓存，从而不需要循环分配器。该系统还可以包括用于将数据项复制到存储器中的直接存储器访问（DMA）设备。存储器可以是被分成多个分组缓冲器的缓冲存储器。

3. 发明授权

US06293706B1 Dual-mode socket connectors 失效
标题翻译：双模插座连接器
公开(公告)号：US06293706B1
公开(公告)日：2001-09-25
申请号：US09511113
申请日：2000-02-23
申请人： Richard JA Strike , Justin A Drummond-Murray , Christopher Byham , Malcolm G Brown , Lee C Harrison
发明人： Richard JA Strike , Justin A Drummond-Murray , Christopher Byham , Malcolm G Brown , Lee C Harrison
IPC分类号： G02B636
CPC分类号： G02B6/3817 , G02B6/3893 , G02B6/3895 , G02B6/4292
摘要： A socket connector has a single socket including fiber optic terminals 10 and wire terminals 12 and is adapted to receive alternatively in respectively inverted positions either a first plug connector for cooperation with the fiber optic terminals or a second plug connector for cooperation with the wire terminals, in each case without engagement with the terminals with which the plug should not cooperate. The connector includes respective latching slots 7 and 11 in opposite walls 5 and 3 for the respective plug connectors.
摘要翻译：插座连接器具有包括光纤端子10和电线端子12的单个插座，并且适于在分别倒置的位置中交替地接收用于与光纤端子配合的第一插头连接器或用于与线端子配合的第二插头连接器，在每种情况下，不与插头不能配合的端子接合。连接器包括在相应的插头连接器的相对壁5和3中的相应的锁定槽7和11。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式