会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • CONFIGURABLE CELL DESIGN USING CAPACITIVE COUPLING FOR ENHANCED TIMING CLOSURE
    • 使用电容耦合的可配置电池设计,用于增强时序关闭
    • US20160259878A1
    • 2016-09-08
    • US14635827
    • 2015-03-02
    • Vijay BhargavaNaveen KumarKushagra Khorwal
    • Vijay BhargavaNaveen KumarKushagra Khorwal
    • G06F17/50
    • G06F17/5081G06F17/5031G06F2217/62
    • A method for achieving clock timing closure in an integrated circuit (IC) design includes designing an IC using one or more component cells selected from a cell library to produce the design. A timing analysis of the design is performed to determine if timing constraints are satisfied. When a given time constraint is not satisfied, a component cell selected from the cell library is replaced with a replacement cell that has the same function and the same footprint as the replaced component cell, but has a different timing characteristic based on the phase relationship of the signal being capacitively coupled to enhance the likelihood of meeting the given time constraint. The timing analysis is repeated with the replacement cell. The process of replacing component cells and performing timing analysis may be iterative.
    • 用于在集成电路(IC)设计中实现时钟定时闭合的方法包括使用从单元库选择的一个或多个组件单元来设计IC以产生设计。 执行设计的定时分析以确定是否满足时序约束。 当不满足给定的时间约束时,从具有与被替代的分量单元相同的功能和相同的占空比的替换单元替换从单元库中选择的分量单元,但是具有基于相位关系的不同的定时特性 信号被电容耦合以增强满足给定时间约束的可能性。 用替换单元重复时序分析。 更换组件单元和执行时序分析的过程可能是迭代的。
    • 2. 发明授权
    • Configurable cell design using capacitive coupling for enhanced timing closure
    • 使用电容耦合的可配置单元设计可增强时序闭合
    • US09576101B2
    • 2017-02-21
    • US14635827
    • 2015-03-02
    • Vijay BhargavaNaveen KumarKushagra Khorwal
    • Vijay BhargavaNaveen KumarKushagra Khorwal
    • G06F17/50
    • G06F17/5081G06F17/5031G06F2217/62
    • A method for achieving clock timing closure in an integrated circuit (IC) design includes designing an IC using one or more component cells selected from a cell library to produce the design. A timing analysis of the design is performed to determine if timing constraints are satisfied. When a given time constraint is not satisfied, a component cell selected from the cell library is replaced with a replacement cell that has the same function and the same footprint as the replaced component cell, but has a different timing characteristic based on the phase relationship of the signal being capacitively coupled to enhance the likelihood of meeting the given time constraint. The timing analysis is repeated with the replacement cell. The process of replacing component cells and performing timing analysis may be iterative.
    • 用于在集成电路(IC)设计中实现时钟定时闭合的方法包括使用从单元库选择的一个或多个组件单元来设计IC以产生设计。 执行设计的定时分析以确定是否满足时序约束。 当不满足给定的时间约束时,从具有与被替代的分量单元相同的功能和相同的占空比的替换单元替换从单元库中选择的分量单元,但是具有基于相位关系的不同的定时特性 信号被电容耦合以增强满足给定时间约束的可能性。 用替换单元重复时序分析。 更换组件单元和执行时序分析的过程可能是迭代的。