会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Video-centroid integrated circuit
    • 视频中心集成电路
    • US06965396B1
    • 2005-11-15
    • US09562296
    • 2000-05-01
    • Kim Strohbehn
    • Kim Strohbehn
    • G06K9/36G06K9/52H04N5/225H04N5/372H04N5/378
    • G06K9/52H04N5/335
    • An analog, single integrated circuit for providing centered video images. A light detector array which can be, e.g., a CCD or an array of phototransistors or silicon retinas, is scanned out to provide a video signal. Current summing lines along each row and column of the array are used as inputs to x and y position sensitive (computation) circuitry located on the edge of the pixel array. When the array utilizes silicon retinas, an absolute value circuit is added to restore low frequency information removed by the retinas to the current summing output. An on-chip sequencer uses the x and y position outputs to scan out the video image centered to the nearest pixel.
    • 一种用于提供中心视频图像的模拟单个集成电路。 可以扫描出例如CCD或光电晶体管或硅视网膜阵列的光检测器阵列,以提供视频信号。 沿着阵列的每行和列的电流求和行用作位于像素阵列边缘的x和y位置敏感(计算)电路的输入。 当阵列使用硅视网膜时,添加绝对值电路以将由视网膜移除的低频信息恢复到当前求和输出。 片内音序器使用x和y位置输出扫描以最近像素为中心的视频图像。
    • 3. 发明授权
    • Video-centroid integrated circuit
    • 视频中心集成电路
    • US6058223A
    • 2000-05-02
    • US671225
    • 1996-06-27
    • Kim Strohbehn
    • Kim Strohbehn
    • G06K9/00
    • G06K9/00
    • An analog, single integrated circuit for providing centered video images. A light detector array which can be, e.g., a CCD or an array of phototransistors or silicon retinas, is scanned out to provide a video signal. Current summing lines along each row and column of the array are used as inputs to x and y position sensitive (computation) circuitry located on the edge of the pixel array. When the array utilizes silicon retinas, an absolute value circuit is added to restore low frequency information removed by the retinas to the current summing output. An on-chip sequencer uses the x and y position outputs to scan out the video image centered to the nearest pixel.
    • 一种用于提供中心视频图像的模拟单个集成电路。 可以扫描出例如CCD或光电晶体管或硅视网膜阵列的光检测器阵列,以提供视频信号。 沿着阵列的每行和列的电流求和行用作位于像素阵列边缘的x和y位置敏感(计算)电路的输入。 当阵列使用硅视网膜时,添加绝对值电路以将由视网膜移除的低频信息恢复到当前求和输出。 片内音序器使用x和y位置输出扫描以最近像素为中心的视频图像。
    • 4. 发明授权
    • Method and structure for minimizing error sources in image and position sensing detectors
    • 用于最小化图像和位置感测检测器中的误差源的方法和结构
    • US06930298B2
    • 2005-08-16
    • US10398686
    • 2001-11-13
    • Kim StrohbehnMark N. Martin
    • Kim StrohbehnMark N. Martin
    • G06T1/00H01L27/146H04N5/345H04N5/357H04N5/3745H01L27/00
    • H04N5/3745G06T1/0007H01L27/14609H04N5/345H04N5/357
    • A method and structure for minimizing one or more non-uniformities in image and position sensing detectors are provided. The structure is directed to a focal plane processor for removing non-uniformities which distort the computation of a desired property of an object of interest in an image field. The focal plane processor is capable of selectively disconnecting one or more rows and/or columns from further processing in the imaging array for those rows and/or columns which contribute to the presence of at least one non-uniformity in a video image generated by the focal plane processor. In one embodiment, the disconnection means is embodied as pre-processing circuitry which includes row and column shift registers which provide control signals to area-of-interest (AOI) switches. In another embodiment, the pixels which comprise the focal plane array are constructed in a manner which facilitates their individual isolation.
    • 提供了用于最小化图像和位置感测检测器中的一个或多个不均匀性的方法和结构。 该结构指向焦平面处理器,用于去除在图像场中使感兴趣对象的期望属性的计算失真的不均匀性。 焦平面处理器能够选择性地断开一个或多个行和/或列以避免成像阵列中的那些行和/或列的进一步处理,这些行和/或列有助于在由视频图像生成的视频图像中存在至少一个不均匀性 焦平面处理器 在一个实施例中,断开装置体现为预处理电路,其包括向感兴趣区域(AOI)开关提供控制信号的行和列移位寄存器。 在另一个实施例中,构成焦平面阵列的像素以促进其单独隔离的方式构造。
    • 5. 发明授权
    • Cellular logic processor
    • 蜂窝逻辑处理器
    • US4805228A
    • 1989-02-14
    • US45962
    • 1987-05-04
    • Robert E. JenkinsD. Gilbert Lee, Jr.Robert C. MooreKim Strohbehn
    • Robert E. JenkinsD. Gilbert Lee, Jr.Robert C. MooreKim Strohbehn
    • G06K9/56G06T3/00G06K9/44
    • G06T1/20G06K9/56
    • A cellular logic operation processor for performing transformations, according to a controlled sequence, of the data points of a first matrix into a corresponding number of data points of a second matrix. The processor includes a plurality of operably connected digital storage devices for temporarily and sequentially storing each neighborhood of data points from a first matrix, wherein a neighborhood of data points is comprised of a central data point and its surrounding data points in a matrix. The processor also includes a plurality of taps wherein each tap is electrically connected to a digital storage device such that the tap electrically indicates the state of the data point stored in the digital storage device. A look-up table is also provided having stored therein a plurality of transformation values which are individually addressable in accordance with the combined states indicated by the taps. The transformation value addressed in response to the combined states indicated by the taps is output by the processor as the transformation value of the central data points of the currently stored neighborhood.
    • 一种蜂窝逻辑运算处理器,用于根据受控序列将第一矩阵的数据点转换成第二矩阵的相应数量的数据点。 处理器包括多个可操作地连接的数字存储设备,用于临时和顺序地存储来自第一矩阵的数据点的每个邻域,其中数据点的邻域由矩阵中的中心数据点及其周围的数据点组成。 处理器还包括多个抽头,其中每个抽头电连接到数字存储设备,使得抽头电指示存储在数字存储设备中的数据点的状态。 还提供了一种查找表,其中存储有根据由抽头指示的组合状态可单独寻址的多个变换值。 响应于由抽头指示的组合状态寻址的变换值由处理器输出为当前存储的邻域的中心数据点的变换值。