会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Installation for processing a substrate
    • 安装处理基板
    • US07736462B2
    • 2010-06-15
    • US10542075
    • 2004-01-13
    • Jurgen Weichart
    • Jurgen Weichart
    • H01L21/00C23C16/00C23C14/00
    • C25D7/123C25D17/001C25D17/06C25D17/12Y10T279/23
    • The invention relates to an installation, in particular a vacuum processing installation for processing a substrate (130), in particular a semiconductor wafer, comprising a processing station. Said installation comprises a frame (110), to which is clamped a carrier (120), for holding and/or transporting the substrate (130), whereby the latter (130) can be fastened by its entire surface to said carrier (120). The processing station preferably comprises a chuck electrode (140) with a flat outer surface (141) and the carrier (120) can be positioned parallel and adjacent to said outer surface (141) of the chuck electrode (140). The carrier is composed in particular of a non-conductive dielectric material and is provided on one side with a conductive layer (122), in such a way that the chuck electrode (140) and the carrier (120) form an electrostatic chuck.
    • 本发明涉及一种装置,特别是用于处理包括处理站的基板(130),特别是半导体晶片的真空处理装置。 所述安装件包括框架(110),夹紧支架(120),用于保持和/或传送基板(130),由此后者(130)可以通过其整个表面固定到所述托架(120)上, 。 处理站优选地包括具有平坦的外表面(141)的卡盘电极(140),并且所述载体(120)可以平行且邻近所述卡盘电极(140)的所述外表面(141)定位。 载体特别是由非导电介电材料组成,并且在一侧设置有导电层(122),使得卡盘电极(140)和载体(120)形成静电卡盘。
    • 2. 发明申请
    • APPLICATION OF HIPIMS TO THROUGH SILICON VIA METALLIZATION IN THREE-DIMENSIONAL WAFER PACKAGING
    • 通过在三维水包装中的金属化将HIPIMS应用于硅
    • US20090111216A1
    • 2009-04-30
    • US12257570
    • 2008-10-24
    • Jurgen WeichartStanislav Kadlec
    • Jurgen WeichartStanislav Kadlec
    • H01L21/3205H01L21/02C25B9/00
    • H01L21/76898C23C14/046C23C14/345H01J37/32027H01J37/32091H01J37/3408H01J37/3467H01L21/2855
    • A method of magnetically enhanced sputtering an electrically-conductive material onto interior surfaces of a trench described herein includes providing a magnetic field adjacent to a target formed at least in part from the electrically-conductive material, and applying a DC voltage between an anode and the target as a plurality of pulses. A high-frequency signal is applied to the pedestal supporting the semiconductor substrate to generate a self-bias field adjacent to the semiconductor substrate. The high-frequency signal is applied to the pedestal in pulses, during periods of time that overlap with the periods during which the DC voltage pulses are applied. The periods of time that the high-frequency signals are applied include a duration that extends beyond termination of the DC voltage pulse applied between the anode and the target. During each DC voltage pulse the electrically-conductive material is sputter deposited onto the side walls of the trench formed in the semiconductor substrate.
    • 将导电材料磁性增强溅射到本文所述的沟槽的内表面上的方法包括提供与至少部分地从导电材料形成的靶相邻的磁场,以及在阳极和 目标为多个脉冲。 将高频信号施加到支撑半导体衬底的基座,以产生与半导体衬底相邻的自偏置场。 在与施加直流电压脉冲的周期重叠的时间段期间,高频信号以脉冲方式施加到基座。 施加高频信号的时间段包括延伸超过在阳极和目标之间施加的DC电压脉冲的终止的持续时间。 在每个DC电压脉冲期间,导电材料被溅射沉积到形成在半导体衬底中的沟槽的侧壁上。
    • 6. 发明申请
    • Installation for processing a substrate
    • 安装处理基板
    • US20060108231A1
    • 2006-05-25
    • US10542075
    • 2004-07-13
    • Jurgen Weichart
    • Jurgen Weichart
    • C25D5/56
    • C25D7/123C25D17/001C25D17/06C25D17/12Y10T279/23
    • The invention relates to an installation, in particular a vacuum processing installation for processing a substrate (130), in particular a semiconductor wafer, comprising a processing station. Said installation comprises a frame (110), to which is clamped a carrier (120), for holding and/or transporting the substrate (130), whereby the latter (130) can be fastened by its entire surface to said carrier (120). The processing station preferably comprises a chuck electrode (140) with a flat outer surface (141) and the carrier (120) can be positioned parallel and adjacent to said outer surface (141) of the chuck electrode (140). The carrier is composed in particular of a non-conductive dielectric material and is provided on one side with a conductive layer (122), in such a way that the chuck electrode (140) and the carrier (120) form an electrostatic chuck.
    • 本发明涉及一种装置,特别是用于处理包括处理站的基板(130),特别是半导体晶片的真空处理装置。 所述安装件包括框架(110),夹紧支架(120),用于保持和/或传送基板(130),由此后者(130)可以通过其整个表面紧固到所述托架(120)上, 。 处理站优选地包括具有平坦的外表面(141)的卡盘电极(140),并且所述载体(120)可以平行且邻近所述卡盘电极(140)的所述外表面(141)定位。 载体特别是由非导电介电材料组成,并且在一侧设置有导电层(122),使得卡盘电极(140)和载体(120)形成静电卡盘。
    • 7. 发明申请
    • PROCESSING CHAMBER
    • 加工室
    • US20090252892A1
    • 2009-10-08
    • US12409594
    • 2009-03-24
    • Jurgen Weichart
    • Jurgen Weichart
    • C23C16/50C23C16/00H01L21/677
    • C23C16/458H01L21/67201H01L21/67748H01L21/67751
    • A process apparatus for treatment of a substrate comprising a load chamber for loading the substrate, a process chamber for processing the substrate, a sealing plane separating the process chamber from the load chamber and means for vertically moving the substrate from the load chamber to the process chamber, and a method for treating the substrate are provided. The load chamber is located in one of the lower and upper portions of the process apparatus, and the process chamber is located in the other of the lower and upper portions of the process apparatus. The process apparatus and method of the present invention will provide easy maintenance and reduced costs by reducing the number of movements for loading the substrate.
    • 一种用于处理基板的处理装置,包括用于装载基板的装载室,用于处理基板的处理室,将处理室与装载室分离的密封平面以及用于将基板从装载室垂直移动到处理装置 室,以及处理基板的方法。 装载室位于处理装置的下部和上部之一中,并且处理室位于处理装置的下部和上部的另一个中。 本发明的处理装置和方法将通过减少用于装载基板的移动次数来提供容易的维护和降低的成本。
    • 10. 发明授权
    • Application of HIPIMS to through silicon via metallization in three-dimensional wafer packaging
    • HIPIMS在三维晶圆封装中通过金属化的应用
    • US08475634B2
    • 2013-07-02
    • US12257570
    • 2008-10-24
    • Jurgen WeichartStanislav Kadlec
    • Jurgen WeichartStanislav Kadlec
    • C23C14/34
    • H01L21/76898C23C14/046C23C14/345H01J37/32027H01J37/32091H01J37/3408H01J37/3467H01L21/2855
    • A method of magnetically enhanced sputtering an electrically-conductive material onto interior surfaces of a trench described herein includes providing a magnetic field adjacent to a target formed at least in part from the electrically-conductive material, and applying a DC voltage between an anode and the target as a plurality of pulses. A high-frequency signal is applied to the pedestal supporting the semiconductor substrate to generate a self-bias field adjacent to the semiconductor substrate. The high-frequency signal is applied to the pedestal in pulses, during periods of time that overlap with the periods during which the DC voltage pulses are applied. The periods of time that the high-frequency signals are applied include a duration that extends beyond termination of the DC voltage pulse applied between the anode and the target. During each DC voltage pulse the electrically-conductive material is sputter deposited onto the side walls of the trench formed in the semiconductor substrate.
    • 将导电材料磁性增强溅射到本文所述的沟槽的内表面上的方法包括提供与至少部分地从导电材料形成的靶相邻的磁场,以及在阳极和 目标为多个脉冲。 将高频信号施加到支撑半导体衬底的基座,以产生与半导体衬底相邻的自偏置场。 在与施加直流电压脉冲的周期重叠的时间段期间,高频信号以脉冲方式施加到基座。 施加高频信号的时间段包括延伸超过在阳极和目标之间施加的DC电压脉冲的终止的持续时间。 在每个DC电压脉冲期间,导电材料被溅射沉积到形成在半导体衬底中的沟槽的侧壁上。