会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Active matrix array device, electronic device and operating method for an active matrix array device
    • 有源矩阵阵列器件,电子器件和有源矩阵阵列器件的操作方法
    • US20070040785A1
    • 2007-02-22
    • US10552411
    • 2004-03-30
    • Martin EdwardsJohn Ayres
    • Martin EdwardsJohn Ayres
    • G09G3/36
    • G09G3/3618G09G3/3614G09G3/3659G09G2300/0809G09G2300/0842G09G2300/0852G09G2300/0876G09G2330/021
    • An active matrix array device has a plurality of matrix array elements (100), each of which have a first capacitive device (120) coupled to a charging conductor (32m) via a first switch (100) being responsive to an addressing conductor (22n). In addition, the matrix array elements (100) comprise a second capacitive device (130) coupled to the first capacitive device (120) via a second switch (112) being responsive to en enable signal provided via an enable conductor (42n). The second capacitive device (130) is coupled to the control terminal of a third switch (114), which is coupled between the first capacitive device (120) and a potential source like the charging conductor (32m). The second capacitive device (130) is used to sample the voltage across the first capacitive device (120), which enables the third switch (114) if of an appropriate value, thus providing a conductive path between the first capacitive device (120) and the potential source. This arrangement allows for a low-power data refresh mode of the matrix array elements (100) with polarity inversion in subsequent refresh cycles.
    • 有源矩阵阵列器件具有多个矩阵阵列元件(100),每个矩阵阵列元件(100)具有经由第一开关(100)耦合到充电导体(32m)的第一电容器件(120),该第一开关响应寻址导体 22 n)。 此外,矩阵阵列元件(100)包括经由第二开关(112)耦合到第一电容性装置(120)的第二电容性装置(130),响应于经由使能导体(42 n)提供的使能信号。 第二电容性装置(130)耦合到第三开关(114)的控制端子,第三开关(114)耦合在第一电容性装置(120)和类似充电导体(32m)的电位源之间。 第二电容性装置(130)用于对第一电容性装置(120)两端的电压进行采样,如果第三电容性装置(120)具有合适的值,则能够使第三开关(114),从而在第一电容性装置(120)和 潜在的来源。 这种布置允许在随后的刷新周期中具有极性反转的矩阵阵列元件(100)的低功率数据刷新模式。
    • 2. 发明申请
    • Circuit for signal amplification and use of the same in active matrix devices
    • 用于信号放大的电路及其在有源矩阵器件中的使用
    • US20060232577A1
    • 2006-10-19
    • US10567171
    • 2004-07-30
    • Martin EdwardsJohn Ayres
    • Martin EdwardsJohn Ayres
    • G09G5/00
    • G09G3/3648G09G3/3208G09G2300/0833G09G2300/0842G09G2300/0852G09G2300/088G09G2330/021H03F3/005H03F7/04
    • An amplification circuit comprises a capacitor arrangement (42) and a switching arrangement The capacitor arrangement has a first capacitor (C2) which has a voltage-dependent capacitance and a second capacitor (C1) (which may also be voltage-dependent). The circuit is operable in two modes, a first mode in which the input voltage is provided to one terminal of at least the first capacitor, and a second mode in which the switching arrangement causes charge to be redistributed between the first and second capacitors such that the voltage across the first capacitor changes to reduce the capacitance of the first capacitor, the output voltage being dependent on the resulting voltage across the first capacitor. The invention uses a voltage controlled capacitance in combination with charge sharing between capacitors, which has the result of providing a voltage amplification characteristic. This arrangement can thus be used for the amplification of an analogue voltage, or the boosting of a fixed level (i.e. digital voltage). Thus, the circuit of the invention can be used for level shifting or amplification, for example for use in the pixels of an active matrix array device.
    • 放大电路包括电容器装置(42)和开关装置。电容器装置具有具有电压相关电容的第一电容器(C 2)和第二电容器(C 1)(其也可以是取决于电压的)。 电路可以以两种模式操作:第一模式,其中输入电压被提供给至少第一电容器的一个端子;以及第二模式,其中开关装置使电荷在第一和第二电容器之间重新分布,使得 第一电容器两端的电压改变以减小第一电容器的电容,输出电压取决于第一电容器两端产生的电压。 本发明使用电压控制电容与电容器之间的电荷共享结合起来,其具有提供电压放大特性的结果。 因此,这种布置可用于放大模拟电压,或升高固定电平(即数字电压)。 因此,本发明的电路可用于电平转换或放大,例如用于有源矩阵阵列器件的像素。
    • 5. 发明申请
    • Matrix display devices
    • 矩阵显示设备
    • US20050088589A1
    • 2005-04-28
    • US10506156
    • 2003-02-06
    • Martin EdwardsJohn Ayres
    • Martin EdwardsJohn Ayres
    • G02F1/1339G02F1/13G02F1/1333G02F1/1335G02F1/1345G02F1/1362G09F9/00
    • G02F1/13454G02F1/133308G02F1/1345G02F1/13452G02F2001/133334
    • A matrix display device, for example an AMLCD, has first and second spaced substrates (22, 23) carrying opposed display pixel electrode structures (14, 32, 38) defining a pixel array/display area (20) with the first substrate (22) further carrying outside the display area auxiliary circuitry, for example, comprising row and column drive circuits (40, 42) a signal processing circuit (45) a memory circuit (47), or control logic circuit (46). At least a part of the auxiliary circuitry is electrical shielded to prevent electrical interference problems by an electrically conductive shielding layer(s) (60) carried on a part (50) of the first substrate (23) that extends over the auxiliary circuitry. The shielding layer may conveniently comprise part of an electrode layer (32) deposited on the second substrate and used for the pixel electrode structure.
    • 矩阵显示装置,例如AMLCD,具有承载相对的显示像素电极结构(14,33,38)的第一和第二间隔的衬底(22,23),其限定具有第一衬底(22)的像素阵列/显示区域(20) )进一步承载在显示区域辅助电路之外,例如包括行和列驱动电路(40,42),信号处理电路(45),存储器电路(47)或控制逻辑电路(46)。 辅助电路的至少一部分被电屏蔽,以防止在第一衬底(23)的在辅助电路上延伸的部分(50)上承载的导电屏蔽层(60)的电干扰问题。 屏蔽层可以方便地包括沉积在第二衬底上并用于像素电极结构的电极层(32)的一部分。
    • 8. 发明申请
    • Liquid-crystal active maxtrix array device
    • 液晶有源maxtrix阵列器件
    • US20060050041A1
    • 2006-03-09
    • US10529170
    • 2003-09-12
    • Martin EdwardsJohn Ayres
    • Martin EdwardsJohn Ayres
    • G09G3/36
    • G09G3/2011G09G3/3688G09G3/3696G09G2310/027
    • An active matrix array device has driver circuitry for providing address signals to the matrix elements and which includes digital to analogue converter circuitry. The driver circuitry is arranged alongside one edge of the array of matrix elements, and comprises a multiple voltage level generator circuit providing a plurality of analogue voltage levels for addressing the matrix elements, with the plurality of levels being provided on outputs distributed substantially along the length of the one edge. A group of switches is associated with, and located at, each output of the voltage level generator circuit and provides signals to an output bus arranged alongside the one edge and having the first number of lines. This architecture enables a reference voltage bus line to be removed by interleaving the voltage selection switches.
    • 有源矩阵阵列器件具有用于向矩阵元件提供地址信号的驱动器电路,并且包括数模转换器电路。 驱动器电路沿矩阵元件阵列的一个边缘排列,并且包括提供用于寻址矩阵元件的多个模拟电压电平的多电压电平发生器电路,其中多个电平提供在基本上沿着长度分布的输出上 的一个边缘。 一组开关与电压电平发生器电路的每个输出相关联并且位于电压电平发生器电路的每个输出处,并且向布置在一个边缘旁边并具有第一数量线的输出总线提供信号。 该架构使得可以通过交错电压选择开关去除参考电压总线。