专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06178399B1 Time series signal recognition with signal variation proof learning 失效
标题翻译：时间序列信号识别与信号变异学习
公开(公告)号：US06178399B1
公开(公告)日：2001-01-23
申请号：US08427272
申请日：1995-04-24
申请人： Yoichi Takebayashi , Hiroshi Kanazawa , Hiroyuki Chimoto
发明人： Yoichi Takebayashi , Hiroshi Kanazawa , Hiroyuki Chimoto
IPC分类号： G10L1500
CPC分类号： G10L15/20 , G10L15/063 , G10L21/0216 , G10L2015/0631 , G10L2015/0638 , G10L2015/088
摘要： Time series signals are recognized by extracting a multiplicity of candidate feature vectors characterizing an individual time series signal without fixing a boundary for the individual time series signal, and calculating similarity values for each of the multiplicity of candidate feature vectors and the reference patterns stored in the recognition dictionary, from which one reference pattern for which the similarity value is greater than a prescribed threshold value is selected as a recognition result. New reference patterns to be stored in the recognition dictionary are learned by artificially synthesizing signal patterns with variations for learning; extracting feature vectors for learning from the recognition results and the similarity values obtained by the recognizing step from the signal patterns with variations for learning; and obtaining new reference patterns from the feature vectors for learning extracted by the extracting step.
摘要翻译：通过提取表征各个时间序列信号的多个候选特征向量而不固定各个时间序列信号的边界来识别时间序列信号，并且计算多个候选特征向量中存储的各个参考模式的相似度值识别字典，其中相似度值大于规定阈值的一个参考图案被选择作为识别结果。通过人工合成具有用于学习的变化的信号模式来学习要存储在识别词典中的新参考模式; 从用于学习的变化的信号模式中，从识别结果提取用于学习的特征向量和由识别步骤获得的相似度值; 并从用于通过提取步骤提取的用于学习的特征向量获得新的参考模式。

2. 发明授权

US5712689A Digital television set 失效
标题翻译：数字电视机
公开(公告)号：US5712689A
公开(公告)日：1998-01-27
申请号：US531286
申请日：1995-09-20
申请人： Seijiro Yasuki , Shigeru Tashiro , Hiroyuki Chimoto
发明人： Seijiro Yasuki , Shigeru Tashiro , Hiroyuki Chimoto
IPC分类号： H04N5/46 , H04N7/00 , H04N5/445
CPC分类号： H04N5/45 , H04N21/4312 , H04N21/44 , H04N5/4401 , H04N21/4316
摘要： The horizontal processing circuits subject the image data input respectively to the compression processing or the expansion processing in the horizontal direction and output said processed image data. The transfer means composed of the bus controller 338 and the bus 333 transfers respective image data from the horizontal processing circuits time-divisionally. The vertical processing circuit 334 subjects the respective transferred image data to the compression processing or the expansion processing in the vertical direction time-divisionally. The post-processing circuit 335 and the display device 464 display the image data from the vertical processing circuit 334.
摘要翻译：水平处理电路使图像数据分别输入压缩处理或水平方向的扩展处理，并输出所述处理的图像数据。由总线控制器338和总线333组成的传送装置分时地从水平处理电路传送各自的图像数据。垂直处理电路334分别对垂直方向进行压缩处理或扩展处理。后处理电路335和显示装置464从垂直处理电路334显示图像数据。

3. 发明授权

US5550961A Image processing apparatus and method of controlling the same 失效
标题翻译：图像处理装置及其控制方法
公开(公告)号：US5550961A
公开(公告)日：1996-08-27
申请号：US202133
申请日：1994-02-25
申请人： Hiroyuki Chimoto
发明人： Hiroyuki Chimoto
IPC分类号： G06T15/00 , G06F15/00
CPC分类号： G06T15/04
摘要： Texture mapping is performed on polygons at the same speed as a polygon drafting process without a texture cache, thereby reducing complexity without an increase in cost. An image memory is constituted in a double-buffer structure, and an address line, a data line and a memory control line are individually connected to each buffer. One of the two buffers is used for texture data, and the other for a drawing result. The texture data is one-dimensional, and the size thereof is less than a maximum value of a column address. The other buffer is an imaginary double buffer with two buffers, one of the buffers being used for reading out image data from a SAM port, the other being used for writing image data produced from polygons. Read/write switching is effected in a vertical flyback period. In the read-out buffer, just after row-directional read-out, the associated row is cleared by the flash write function of a multiport DRAM in a horizontal flyback period, and the next read-out address is output. In synchronism with this, texture data is refreshed.
摘要翻译：纹理映射以与没有纹理高速缓存的多边形绘制过程相同的速度在多边形上执行，从而降低复杂性而不增加成本。图像存储器以双缓冲器结构构成，地址线，数据线和存储器控制线分别连接到每个缓冲器。两个缓冲区之一用于纹理数据，另一个用于绘制结果。纹理数据是一维的，其大小小于列地址的最大值。另一个缓冲区是具有两个缓冲区的虚拟双缓冲区，其中一个缓冲区用于从SAM端口读出图像数据，另一个用于写入从多边形生成的图像数据。读/写切换在垂直反激期内实现。在读出缓冲器中，就在行方向读出之后，在水平回扫周期中，通过多端口DRAM的闪存写入功能清除相关行，并输出下一个读出地址。与此同步，纹理数据被刷新。

4. 发明授权

US06532590B1 Apparatus and method of displaying electronic preview guide 失效
标题翻译：显示电子预览指南的装置和方法
公开(公告)号：US06532590B1
公开(公告)日：2003-03-11
申请号：US09301160
申请日：1999-04-28
申请人： Hiroyuki Chimoto
发明人： Hiroyuki Chimoto
IPC分类号： G06F300
CPC分类号： H04N5/44543 , H04N21/4263 , H04N21/4314 , H04N21/4316 , H04N21/4821
摘要： An electronic preview guide (EPG) display apparatus for use in a broadcast receiver, for selectively presenting viewers a broadcast schedule. The broadcast schedule is presented in a grid pattern with one or more rows each showing a TV channel number or a TV station name and an array of slots containing preview guide messages of its broadcast schedule extending in the direction of time axis, using a preview guide data broadcast by each broadcast station and a present time. The apparatus includes a display controller for making an EPG slot at the present time or a viewer-designated time wider than other slots within the EPG screen.
摘要翻译：一种用于广播接收机的电子预览指南（EPG）显示装置，用于选择性地向观看者呈现广播时间表。广播时间表以具有一个或多个行的网格图案呈现，每行显示TV频道号或电视台名称，以及包含其在时间轴方向上延伸的广播节目的预览指南消息的时隙阵列，使用预览指南每个广播台广播的数据和当前时间。该装置包括用于在当前时间制作EPG插槽的显示控制器或比EPG屏幕内的其它插槽更宽的观众指定时间。

5. 发明授权

US5838383A Multimedia television receiver and method of booting the same 失效
标题翻译：多媒体电视接收机及其引导方法
公开(公告)号：US5838383A
公开(公告)日：1998-11-17
申请号：US522486
申请日：1995-08-31
申请人： Hiroyuki Chimoto , Seijiro Yasuki , Shigeru Tashiro
发明人： Hiroyuki Chimoto , Seijiro Yasuki , Shigeru Tashiro
IPC分类号： H04L27/00 , H04N5/00 , H04N5/44 , H04N5/455 , H04N7/00 , H04N7/10 , H04N7/173 , H04N7/14
CPC分类号： H04N7/17318 , H04L27/00 , H04N21/4113 , H04N21/4432 , H04N21/4622 , H04N5/4401 , H04N5/455 , H04N7/007 , H04N7/10
摘要： An NTSC tuner, an ISDB tuner, a CATV tuner, and a CATV modulator are connected to an analog switch box. Demodulation sections, an A/D, clock-reproducing section, and a modulation section are connected between the analog switch box a bus. MPEG2 video decoder sections, an MPEG2 audio decoder sections, an NTSC/EDTV horizontal decoder section, an EDTV vertical decoder section, an MPEG2 video encoder section, and an MPEG2 audio encoder section are connected between the bus and a bus. An audio amplifier, a graphics controller, and A/D conversion sections are connected the bus. The switch box and the buses are connected to a bus controller, which is connected to a CPU, a memory, and a remote-control I/F. These modules are selectively used to receive and process digital broadcasting signals, digital CATV signals or NTSC broadcasting signals. Even while the CPU is performing bootstrap processing immediately after the power switch of the television receiver is turned on, a DMA device is initialized, causing a monitor to display an image being received, no matter whether an operating system has been activated or not.
摘要翻译： NTSC调谐器，ISDB调谐器，CATV调谐器和CATV调制器连接到模拟开关盒。解调部分，A / D，时钟再现部分和调制部分连接在模拟开关盒的总线之间。 MPEG2视频解码器部分，MPEG2音频解码器部分，NTSC / EDTV水平解码器部分，EDTV垂直解码器部分，MPEG2视频编码器部分和MPEG2音频编码器部分连接在总线和总线之间。音频放大器，图形控制器和A / D转换部分连接总线。开关盒和总线连接到总线控制器，该总线控制器连接到CPU，存储器和远程控制I / F。这些模块有选择地用于接收和处理数字广播信号，数字CATV信号或NTSC广播信号。即使CPU在电视接收机的电源切换开启之后立即执行自举处理，也不管操作系统是否被激活，DMA设备被初始化，使得监视器显示正在接收的图像。

6. 发明授权

US5761639A Method and apparatus for time series signal recognition with signal variation proof learning 失效
标题翻译：用信号变异校正学习的时间序列信号识别方法和装置
公开(公告)号：US5761639A
公开(公告)日：1998-06-02
申请号：US295170
申请日：1994-08-24
申请人： Yoich Takebayashi , Hiroshi Kanazawa , Hiroyuki Chimoto
发明人： Yoich Takebayashi , Hiroshi Kanazawa , Hiroyuki Chimoto
IPC分类号： G10L15/00 , G10L15/06 , G10L15/20 , G10L5/06
CPC分类号： G10L15/063 , G10L15/20 , G10L2015/0631 , G10L2015/0638 , G10L2015/088 , G10L21/0216
摘要： A time series signal recognition capable of obtaining a high recognition rate even for the speech data with low S/N ratio in noisy environments. The time series signals are recognized by extracting a plurality of candidate feature vectors characterizing an individual time series signal, without fixing a boundary for the individual time series signal. Similarity values are calculated for each of the plurality of candidate feature vectors and the reference patterns stored in the recognition dictionary, from which one reference pattern for which the similarity value is greater than a prescribed threshold value is selected as a recognition result. New reference patterns to be stored in the recognition dictionary are learned by acquiring actual background noise of the apparatus, and mixing prescribed noiseless signal patterns with the acquired background noise to form signal patterns for learning. The signal patterns for learning are recognized by extracting features vectors for learning from the signal patterns for learning, and the new reference patterns are obtained from the extracted feature vectors for learning. The learning process is iterated at different noise levels, so as to optimize the determination of the word boundary. The background noise may be constantly acquired, and learning can be carried out using the noise data acquired immediately before the speech data is input.
摘要翻译：即使在嘈杂环境中具有低S / N比的语音数据，也能够获得高识别率的时间序列信号识别。通过提取表征各个时间序列信号的多个候选特征向量，而不固定各个时间序列信号的边界来识别时间序列信号。对于存储在识别词典中的多个候选特征向量和参考图案中的每一个计算相似度值，从中选择相似度值大于规定阈值的一个参考图案作为识别结果。通过获取装置的实际背景噪声，并将规定的无噪声信号模式与所获取的背景噪声混合，形成要存储在识别字典中的新参考模式，以形成用于学习的信号模式。用于学习的信号模式通过从用于学习的信号模式中提取用于学习的特征向量来识别，并且从所提取的用于学习的特征向量获得新的参考模式。学习过程在不同的噪声级别迭代，以优化单词边界的确定。可以不断地获取背景噪声，并且可以使用在语音数据输入之前立即获取的噪声数据来进行学习。

7. 发明授权

US06339453B1 Television system having replaceable graphics user interface architecture 有权
标题翻译：电视系统具有可更换的图形用户界面架构
公开(公告)号：US06339453B1
公开(公告)日：2002-01-15
申请号：US09359792
申请日：1999-07-26
申请人： Lei Chen , Hiroyuki Chimoto
发明人： Lei Chen , Hiroyuki Chimoto
IPC分类号： H04N5445
CPC分类号： H04N5/44504 , H04N21/4183 , H04N21/42653 , H04N21/4316
摘要： A television system includes a television and an external media module. The television includes a television control unit capable of generating a control signal, apparatus for receiving a video signal, a media controller for generating a graphics signal, and a display unit for displaying either the video signal or a combined video and graphics signal. The external media module, external to the television, is connectable via an interface with the media controller, and performs a graphics on-screen display application in accordance with the television control signal.
摘要翻译：电视系统包括电视和外部媒体模块。电视机包括能够产生控制信号的电视控制单元，用于接收视频信号的设备，用于产生图形信号的媒体控制器，以及用于显示视频信号或组合视频和图形信号的显示单元。电视外部的外部媒体模块可通过与媒体控制器的接口连接，并且根据电视控制信号执行图形屏幕显示应用。

8. 发明授权

US5742353A Image processing apparatus 失效
标题翻译：图像处理装置
公开(公告)号：US5742353A
公开(公告)日：1998-04-21
申请号：US622145
申请日：1996-03-27
申请人： Seijiro Yasuki , Hiroyuki Chimoto
发明人： Seijiro Yasuki , Hiroyuki Chimoto
IPC分类号： H04N5/92 , G06T11/20 , G06T15/00 , H04N5/262 , H04N7/01 , H04N7/10 , H04N19/00 , H04N19/27 , H04N19/42 , H04N19/423 , H04N19/426 , H04N19/44 , H04N19/70 , H04N19/80 , H04N19/85 , H04N21/426 , H04N21/4402
CPC分类号： H04N5/2628 , G06T15/04
摘要： In a scanning line converting operation, an image signal is processed through a system including memories, switches, arithmetic circuits, an adder, a subtracter and a switch. In a graphic process, coordinate data processed by a parameter generator and a drawing unit is subjected to a coordinate converting calculation by the arithmetic circuits and supplied to an address generator. Based on an address generated by the address generator, a texture model, which has been stored in a memory under control of a CPU, is read out and supplied to a synthesizing circuit. In the synthesizing circuit, the texture model is attached to a polygon output from a drawing unit.
摘要翻译：在扫描线转换操作中，通过包括存储器，开关，运算电路，加法器，减法器和开关的系统来处理图像信号。在图形处理中，由参数发生器和绘图单元处理的坐标数据经过运算电路的坐标变换计算，并提供给地址生成器。基于由地址生成器生成的地址，读出存储在CPU的控制下的存储器中的纹理模型，并将其提供给合成电路。在合成电路中，将纹理模型附加到从绘图单元输出的多边形。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式