专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06775710B1 Path determination method and computer-readable storage medium determining a path within a path determination region with an improved utilization efficiency 失效
标题翻译：路径确定方法和计算机可读存储介质，其确定路径确定区域内的路径，并提高利用效率
公开(公告)号：US06775710B1
公开(公告)日：2004-08-10
申请号：US09678669
申请日：2000-10-04
申请人： Hirofumi Hamamura
发明人： Hirofumi Hamamura
IPC分类号： G06F15173
CPC分类号： G06F17/5077
摘要： A path determination method includes the steps of (a) determining a path in a first region which has a utilization efficiency less than a predetermined value probability-wise, (b) determining a path in a second region which is different from the first region when the utilization efficiency of the first region exceeds a second predetermined value, where the second region has a utilization efficiency exceeding the first predetermined value probability-wise, (c) dividing an entire region which is to be subjected to a path determination into partial regions of predetermined sizes and using the partial regions as a minimum unit of path search, (d) assigning to each of the partial regions a state quantity which is described by a path accommodating capacity within each of the partial regions, and (e) searching a path between two points by controlling a search speed depending on a change in the state quantity between adjacent partial regions.
摘要翻译：路径确定方法包括以下步骤：（a）在概率上确定利用效率小于预定值的第一区域中的路径，（b）确定与第一区域不同的第二区域中的路径，第一区域的利用效率超过第二预定值，其中第二区域具有超过第一预定值的利用效率，（c）将要进行路径确定的整个区域划分为部分区域预定尺寸，并且使用部分区域作为路径搜索的最小单位，（d）向每个部分区域分配由每个部分区域内容纳容量的路径描述的状态量，以及（e）搜索路径通过根据相邻部分区域之间的状态量的变化来控制搜索速度在两点之间。

2. 发明授权

US5644500A Routing program generating method and apparatus therefor, placement program generating method and apparatus therefor, and automatic routing method and apparatus therefor 失效
标题翻译：路由程序生成方法及其装置，放置程序生成方法及其装置，以及自动布线方法和装置
公开(公告)号：US5644500A
公开(公告)日：1997-07-01
申请号：US673472
申请日：1996-07-01
申请人： Hiroshi Miura , Masato Ariyama , Kazuyuki Iida , Kazufumi Iwahara , Mitsunobu Okano , Hiroyuki Orihara , Akira Katsumata , Toshiyasu Sakata , Masaharu Nishimura , Hirofumi Hamamura , Naoki Murakami , Mitsuru Yasuda , Yasuhiro Yamashita , Ryouji Yamada , Atsushi Yamane
发明人： Hiroshi Miura , Masato Ariyama , Kazuyuki Iida , Kazufumi Iwahara , Mitsunobu Okano , Hiroyuki Orihara , Akira Katsumata , Toshiyasu Sakata , Masaharu Nishimura , Hirofumi Hamamura , Naoki Murakami , Mitsuru Yasuda , Yasuhiro Yamashita , Ryouji Yamada , Atsushi Yamane
IPC分类号： H01L21/3205 , G06F17/50 , H01L21/82 , H01L23/52 , G06F15/00
CPC分类号： G06F17/5072 , G06F17/5077
摘要： This invention is directed to a method and apparatus to find out an optimum solution in automatic routing or automatic placement with certainty and at a high-speed to improve a routing rate, and to realize automatic routing in a high-density. To these end, a routing approach is selected in a conversational mode while routing efficiency is consulted to compose routing processing procedure so as to generate a routing program. Besides, component placement processing procedures designated according to placement control information are combined to generate the placement program. A straight line between component pins adjacent to each other is defined as a chord, a wave for maze method routing is generated from a start point toward an end point of a routing path and propagated between the chords adjacent to each other. Positions of the chords through which the wave has passed until reaching the end point from the start point are successively stored and the positions through which the wave has passed is traced back to the start point from the end point when the wave reaches the end point to decide a routing path of the routing pattern. The method and apparatus of this invention are applicable to routing design or component placement design of LSIs, multichip modules, printed circuit boards, etc.
摘要翻译：本发明涉及一种以确定性和高速度找出自动路由或自动放置的最佳方案以提高路由速率并实现高密度自动路由的方法和装置。为此，在会话模式中选择路由选择方法，同时查询路由效率以组合路由处理过程，以便生成路由程序。此外，组合根据放置控制信息指定的部件布置处理程序以生成放置程序。彼此相邻的部件销之间的直线被定义为和弦，从起点到路径路径的终点产生迷宫方法路由的波，并且在彼此相邻的和弦之间传播。通过波过去的和弦直到从起点到达终点的弦的位置被连续地存储，并且当波到达终点时波已经通过的位置从终点被追溯到起点决定路由模式的路由路径。本发明的方法和装置可应用于LSI，多芯片模块，印刷电路板等的布线设计或组件放置设计。

3. 发明授权

US07516059B2 Logical simulation device 有权
标题翻译：逻辑仿真设备
公开(公告)号：US07516059B2
公开(公告)日：2009-04-07
申请号：US11166156
申请日：2005-06-27
申请人： Hiroaki Komatsu , Hirofumi Hamamura
发明人： Hiroaki Komatsu , Hirofumi Hamamura
IPC分类号： G06F17/50
CPC分类号： G06F17/5022
摘要： A logical simulation device executes simulation, based on cycle, using level sort and compile methods. In order to realize the high speed of the entire system in a practically usable scale, the system comprises a lot of processors, each capable of performing an evaluation process of executing simulation using a logical block corresponding to one or more gates as an evaluation unit, and a communication process with the other processors. A plurality of processors constitute a processor group, and a plurality of processor groups are connected to each other to form a tree-shaped hierarchy.
摘要翻译：逻辑仿真设备基于循环，使用级别排序和编译方法执行仿真。为了以实际可用的规模实现整个系统的高速度，该系统包括许多处理器，每个处理器能够使用与一个或多个门相对应的逻辑块来执行仿真的评估处理作为评估单元，以及与其他处理器的通信过程。多个处理器构成处理器组，并且多个处理器组彼此连接以形成树形层级。

4. 发明申请

US20050240388A1 Logical simulation device 有权
标题翻译：逻辑仿真设备
公开(公告)号：US20050240388A1
公开(公告)日：2005-10-27
申请号：US11166156
申请日：2005-06-27
申请人： Hiroaki Komatsu , Hirofumi Hamamura
发明人： Hiroaki Komatsu , Hirofumi Hamamura
IPC分类号： G06F17/50
CPC分类号： G06F17/5022
摘要： A logical simulation device executes simulation, based on cycle, using level sort and compile methods. In order to realize the high speed of the entire system in a practically usable scale, the system comprises a lot of processors, each capable of performing an evaluation process of executing simulation using a logical block corresponding to one or more gates as an evaluation unit, and a communication process with the other processors. A plurality of processors constitute a processor group, and a plurality of processor groups are connected to each other to form a tree-shaped hierarchy.
摘要翻译：逻辑仿真设备基于循环，使用级别排序和编译方法执行仿真。为了以实际可用的规模实现整个系统的高速度，该系统包括许多处理器，每个处理器能够使用与一个或多个门相对应的逻辑块来执行仿真的评估处理作为评估单元，以及与其他处理器的通信过程。多个处理器构成处理器组，并且多个处理器组彼此连接以形成树形层级。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式