会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Programmable noise filtering for bias kickback disturbances
    • 用于偏置反冲扰动的可编程噪声滤波
    • US08547169B2
    • 2013-10-01
    • US13104899
    • 2011-05-10
    • Hakan DoganShahram Abdollahi-Alibeik
    • Hakan DoganShahram Abdollahi-Alibeik
    • H03K5/00
    • H03H7/0153H03K5/24
    • A system and method are disclosed for reducing the kickback disturbance in an electronic circuit. The system is based on the coupling of a programmable noise filter between bias blocks. In one embodiment the programmable noise filter includes capacitors, resisters and switches and forms a C-R-C circuit structure. By selecting the resistance and capacitance values and the status of the switches, the performance of the programmable noise filter is determined. Also disclosed is a system and method to reduce kickback disturbances comprising N+1 bias blocks, N programmable noise filters, and a bias reference generator, wherein N is equal to or greater than one.
    • 公开了一种用于减小电子电路中的反冲扰的系统和方法。 该系统基于偏置块之间的可编程噪声滤波器的耦合。 在一个实施例中,可编程噪声滤波器包括电容器,电阻器和开关,并形成C-R-C电路结构。 通过选择电阻和电容值以及开关的状态,确定可编程噪声滤波器的性能。 还公开了一种减少包括N + 1个偏置块,N个可编程噪声滤波器和偏置参考发生器的反冲扰的系统和方法,其中N等于或大于1。
    • 2. 发明授权
    • Analog duty cycle correction loop for clocks
    • 时钟模拟占空比校正回路
    • US07898309B1
    • 2011-03-01
    • US12466288
    • 2009-05-14
    • Hakan Dogan
    • Hakan Dogan
    • H03K3/017H03K5/04H03K7/08
    • H03K5/1565
    • Providing duty cycle correction can include determining whether a clock signal has a duty cycle greater than 50% based on averaging the clock signal and comparing that averaged clock signal to ½ VDD. When the duty cycle is greater than 50%, the clock signal can be selected. When the duty cycle is less than 50%, the inverted clock signal can be selected. Thus, a duty cycle corrected clock signal can be generated based on the clock signal or the inverted clock signal. Notably, a duty cycle control signal can be adjusted based on comparisons of an averaged, duty cycle corrected clock signal and predetermined low/high voltage ranges. Components performing comparing functions can be strobed based on a count performed on the clock signal.
    • 提供占空比校正可以包括基于平均时钟信号来确定时钟信号是否具有大于50%的占空比,并将该平均时钟信号与½VDD进行比较。 当占空比大于50%时,可以选择时钟信号。 当占空比小于50%时,可以选择反相时钟信号。 因此,可以基于时钟信号或反相时钟信号产生占空比校正时钟信号。 值得注意的是,可以基于平均的占空比校正时钟信号和预定的低/高电压范围的比较来调整占空比控制信号。 可以基于对时钟信号执行的计数来选择执行比较功能的组件。