专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08819392B2 Providing metadata in a translation lookaside buffer (TLB) 有权
标题翻译：在翻译后备缓冲区（TLB）中提供元数据
公开(公告)号：US08819392B2
公开(公告)日：2014-08-26
申请号：US13550817
申请日：2012-07-17
申请人： David Champagne , Abhishek Tiwari , Wei Wu , Christopher J. Hughes , Sanjeev Kumar , Shih-Lien Lu
发明人： David Champagne , Abhishek Tiwari , Wei Wu , Christopher J. Hughes , Sanjeev Kumar , Shih-Lien Lu
IPC分类号： G06F12/10
CPC分类号： G06F12/1036 , G06F12/1009 , G06F12/1027 , G06F2212/681
摘要： In one embodiment, the present invention includes a translation lookaside buffer (TLB) to store entries each having a translation portion to store a virtual address (VA)-to-physical address (PA) translation and a second portion to store bits for a memory page associated with the VA-to-PA translation, where the bits indicate attributes of information in the memory page. Other embodiments are described and claimed.
摘要翻译：在一个实施例中，本发明包括翻译后备缓冲器（TLB），用于存储每个具有翻译部分以存储虚拟地址（VA）至物理地址（PA）转换）的条目，以及存储用于存储器的位的第二部分与VA到PA转换相关联的页面，其中位指示存储器页面中的信息的属性。描述和要求保护其他实施例。

2. 发明申请

US20090172243A1 Providing metadata in a translation lookaside buffer (TLB) 有权
标题翻译：在翻译后备缓冲区（TLB）中提供元数据
公开(公告)号：US20090172243A1
公开(公告)日：2009-07-02
申请号：US12005892
申请日：2007-12-28
申请人： David Champagne , Abhishek Tiwari , Wei Wu , Christopher J. Hughes , Sanjeev Kumar , Shih-Lien Lu
发明人： David Champagne , Abhishek Tiwari , Wei Wu , Christopher J. Hughes , Sanjeev Kumar , Shih-Lien Lu
IPC分类号： G06F12/10 , G06F12/02
CPC分类号： G06F12/1036 , G06F12/1009 , G06F12/1027 , G06F2212/681
摘要： In one embodiment, the present invention includes a translation lookaside buffer (TLB) to store entries each having a translation portion to store a virtual address (VA)-to-physical address (PA) translation and a second portion to store bits for a memory page associated with the VA-to-PA translation, where the bits indicate attributes of information in the memory page. Other embodiments are described and claimed.
摘要翻译：在一个实施例中，本发明包括翻译后备缓冲器（TLB），用于存储每个具有翻译部分以存储虚拟地址（VA）至物理地址（PA）转换）的条目，以及存储用于存储器的位的第二部分与VA到PA转换相关联的页面，其中位指示存储器页面中的信息的属性。描述和要求保护其他实施例。

3. 发明申请

US20110208944A1 Providing Metadata In A Translation Lookaside Buffer (TLB) 有权
标题翻译：在翻译后备缓冲区（TLB）中提供元数据
公开(公告)号：US20110208944A1
公开(公告)日：2011-08-25
申请号：US13098733
申请日：2011-05-02
申请人： David Champagne , Abhishek Tiwari , Wei Wu , Christopher J. Hughes , Sanjeev Kumar , Shih-Lien Lu
发明人： David Champagne , Abhishek Tiwari , Wei Wu , Christopher J. Hughes , Sanjeev Kumar , Shih-Lien Lu
IPC分类号： G06F12/10
CPC分类号： G06F12/1036 , G06F12/1009 , G06F12/1027 , G06F2212/681
摘要： In one embodiment, the present invention includes a translation lookaside buffer (TLB) to store entries each having a translation portion to store a virtual address (VA)-to-physical address (PA) translation and a second portion to store bits for a memory page associated with the VA-to-PA translation, where the bits indicate attributes of information in the memory page. Other embodiments are described and claimed.
摘要翻译：在一个实施例中，本发明包括翻译后备缓冲器（TLB），用于存储每个具有翻译部分以存储虚拟地址（VA）至物理地址（PA）转换）的条目，以及存储用于存储器的位的第二部分与VA到PA转换相关联的页面，其中位指示存储器页面中的信息的属性。描述和要求保护其他实施例。

4. 发明申请

US20190261767A1 CONFIGURABLE PERSONAL WASHING DEVICE 审中-公开
公开(公告)号：US20190261767A1
公开(公告)日：2019-08-29
申请号：US16283288
申请日：2019-02-22
申请人： David Champagne
发明人： David Champagne
IPC分类号： A46B5/00 , A46B11/00 , A46B9/00 , A46B7/04 , B25G1/06
摘要： A configurable personal washing device includes a central portion, a handle portion, a washing end portion, a first rotating joint connecting the central portion to the handle portion, and a second rotating joint connecting the central portion to the washing end portion. The first rotating joint and the second rotating joint are configured to permit selection between a first, curved state, a second partially extended state, and a third, fully extended state.

5. 发明授权

US08250334B2 Providing metadata in a translation lookaside buffer (TLB) 有权
标题翻译：在翻译后备缓冲区（TLB）中提供元数据
公开(公告)号：US08250334B2
公开(公告)日：2012-08-21
申请号：US13098733
申请日：2011-05-02
申请人： David Champagne , Abhishek Tiwari , Wei Wu , Christopher J. Hughes , Sanjeev Kumar , Shih-Lien Lu
发明人： David Champagne , Abhishek Tiwari , Wei Wu , Christopher J. Hughes , Sanjeev Kumar , Shih-Lien Lu
IPC分类号： G06F12/10
CPC分类号： G06F12/1036 , G06F12/1009 , G06F12/1027 , G06F2212/681
摘要： In one embodiment, the present invention includes a translation lookaside buffer (TLB) to store entries each having a translation portion to store a virtual address (VA)-to-physical address (PA) translation and a second portion to store bits for a memory page associated with the VA-to-PA translation, where the bits indicate attributes of information in the memory page. Other embodiments are described and claimed.
摘要翻译：在一个实施例中，本发明包括翻译后备缓冲器（TLB），用于存储每个具有翻译部分以存储虚拟地址（VA）至物理地址（PA）转换）的条目，以及存储用于存储器的位的第二部分与VA到PA转换相关联的页面，其中位指示存储器页面中的信息的属性。描述和要求保护其他实施例。

6. 发明授权

US07941631B2 Providing metadata in a translation lookaside buffer (TLB) 有权
标题翻译：在翻译后备缓冲区（TLB）中提供元数据
公开(公告)号：US07941631B2
公开(公告)日：2011-05-10
申请号：US12005892
申请日：2007-12-28
申请人： David Champagne , Abhishek Tiwari , Wei Wu , Christopher J. Hughes , Sanjeev Kumar , Shih-Lien Lu
发明人： David Champagne , Abhishek Tiwari , Wei Wu , Christopher J. Hughes , Sanjeev Kumar , Shih-Lien Lu
IPC分类号： G06F12/10
CPC分类号： G06F12/1036 , G06F12/1009 , G06F12/1027 , G06F2212/681
摘要： In one embodiment, the present invention includes a translation lookaside buffer (TLB) to store entries each having a translation portion to store a virtual address (VA)-to-physical address (PA) translation and a second portion to store bits for a memory page associated with the VA-to-PA translation, where the bits indicate attributes of information in the memory page. Other embodiments are described and claimed.
摘要翻译：在一个实施例中，本发明包括翻译后备缓冲器（TLB），用于存储每个具有翻译部分以存储虚拟地址（VA）至物理地址（PA）转换）的条目，以及存储用于存储器的位的第二部分与VA到PA转换相关联的页面，其中位指示存储器页面中的信息的属性。描述和要求保护其他实施例。

7. 发明申请

US20080244292A1 Method and Apparatus to Re-create trust model after sleep state 有权
标题翻译：睡眠状态后再建立信任模型的方法与装置
公开(公告)号：US20080244292A1
公开(公告)日：2008-10-02
申请号：US11731164
申请日：2007-03-30
申请人： Alok Kumar , Minal B. Patel , Kuo-Lang Tseng , Ramesh M. Thomas , Mudhukar Tallam , Aneet Chopra , Ned M. Smith , David W. Grawrock , David Champagne
发明人： Alok Kumar , Minal B. Patel , Kuo-Lang Tseng , Ramesh M. Thomas , Mudhukar Tallam , Aneet Chopra , Ned M. Smith , David W. Grawrock , David Champagne
IPC分类号： G06F1/26 , G06F9/455 , H04L9/28
CPC分类号： G06F9/45558 , G06F9/4418 , G06F21/51 , G06F21/79 , G06F2009/45587
摘要： A processing system features random access memory (RAM), a processor, and a trusted platform module (TPM). When the processing system enters a sleep mode during which the RAM is to stay powered, the processing system may measuring a VMM and one or more secure VMs in the processing system. However, the processing system may not measure or encrypt all of system memory. Upon resuming from sleep, the processing system may verify the measurements, to ensure that the VMM and secure VMs have not been tampered with. Other steps may include sealing encryption keys to the TPM, while preserving the blobs in memory. Other embodiments are described and claimed.
摘要翻译：处理系统具有随机存取存储器（RAM），处理器和可信平台模块（TPM）。当处理系统进入休眠模式期间，RAM将保持供电状态，处理系统可以测量处理系统中的VMM和一个或多个安全VM。然而，处理系统可能不能测量或加密所有的系统存储器。从休眠状态恢复时，处理系统可以验证测量结果，以确保VMM和安全VM没有被篡改。其他步骤可以包括将加密密钥封装到TPM，同时保留存储器中的斑点。描述和要求保护其他实施例。

8. 外观设计

USD940397S1 Configurable personal washing device 有权
公开(公告)号：USD940397S1
公开(公告)日：2022-01-04
申请号：US29756075
申请日：2020-10-26
申请人： David Champagne
设计人： David Champagne

9. 发明申请

US20100281273A1 System and Method for Processor-Based Security 有权
标题翻译：基于处理器的安全性的系统和方法
公开(公告)号：US20100281273A1
公开(公告)日：2010-11-04
申请号：US12689674
申请日：2010-01-19
申请人： Ruby B. Lee , David Champagne
发明人： Ruby B. Lee , David Champagne
IPC分类号： G06F12/14 , G06F21/22
CPC分类号： F04B33/00 , G06F21/57 , G06F21/575 , G06F21/72
摘要： A system and method for processor-based security is provided, for on-chip security and trusted computing services for software applications. A processor is provided having a processor core, a cache memory, a plurality of registers for storing at least one hash value and at least one encryption key, a memory interface, and at least one on-chip instruction for creating a secure memory area in a memory external to the processor, and a hypervisor program executed by the processor. The hypervisor program instructs the processor to execute the at least one on-chip instruction to create a secure memory area for a software area for a software module, and the processor encrypts data written to, and decrypts data read from, the external memory using the at least one encryption key and the verifying data read from the external memory using the at least one hash value. Secure module interactions are provided, as well as the generation of a power-on key which can be used to protect memory in the event of a re-boot event. Lightweight, run-time attestation reports are generated which include selected information about software modules executed by the processors, for use in determining whether the processor is trusted to provide secure services.
摘要翻译：提供了一种用于基于处理器的安全性的系统和方法，用于软件应用的片上安全和可信计算服务。提供一种处理器，其具有处理器核心，高速缓存存储器，用于存储至少一个散列值的多个寄存器和至少一个加密密钥，存储器接口以及用于创建安全存储器区域的至少一个片上指令处理器外部的存储器和由处理器执行的管理程序程序。管理程序指令处理器执行至少一个片上指令以为软件模块的软件区域创建安全存储区域，并且处理器使用以下方式对写入的数据和从外部存储器读取的数据进行加密至少一个加密密钥和使用所述至少一个哈希值从外部存储器读取的验证数据。提供安全模块交互，以及生成可以在重新启动事件的情况下保护内存的开机密钥。生成轻量级的运行时证明报告，其中包括有关由处理器执行的软件模块的选定信息，用于确定处理器是否被信任以提供安全服务。

10. 发明申请

US20120297161A1 Providing Metadata In A Translation Lookaside Buffer (TLB) 有权
标题翻译：在翻译后备缓冲区（TLB）中提供元数据
公开(公告)号：US20120297161A1
公开(公告)日：2012-11-22
申请号：US13550817
申请日：2012-07-17
申请人： David Champagne , Abhishek Tiwari , Wei Wu , Christopher J. Hughes , Sanjeev Kumar , Shih-Lien Lu
发明人： David Champagne , Abhishek Tiwari , Wei Wu , Christopher J. Hughes , Sanjeev Kumar , Shih-Lien Lu
IPC分类号： G06F12/10
CPC分类号： G06F12/1036 , G06F12/1009 , G06F12/1027 , G06F2212/681
摘要： In one embodiment, the present invention includes a translation lookaside buffer (TLB) to store entries each having a translation portion to store a virtual address (VA)-to-physical address (PA) translation and a second portion to store bits for a memory page associated with the VA-to-PA translation, where the bits indicate attributes of information in the memory page. Other embodiments are described and claimed.
摘要翻译：在一个实施例中，本发明包括翻译后备缓冲器（TLB），用于存储每个具有翻译部分以存储虚拟地址（VA）至物理地址（PA）转换）的条目，以及存储用于存储器的位的第二部分与VA到PA转换相关联的页面，其中位指示存储器页面中的信息的属性。描述和要求保护其他实施例。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式