专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08503960B2 Amplifier and associated receiver 有权
标题翻译：放大器和相关接收器
公开(公告)号：US08503960B2
公开(公告)日：2013-08-06
申请号：US13289510
申请日：2011-11-04
申请人： Fei Song , Chun-Geik Tan
发明人： Fei Song , Chun-Geik Tan
IPC分类号： H04B1/18 , H04B1/28 , H04B1/16
CPC分类号： H03F3/45475 , H03F3/195 , H03F2200/294 , H03F2203/45526 , H03F2203/7236 , H03G1/0029
摘要： An amplifier receives an input signal with an input node, provides an output signal in response, and includes a main branch and an auxiliary branch. The auxiliary branch is coupled between the input node and a splitting node for input matching of the input node. The main branch, also coupled to the splitting node, has an output node of current mode, and is arranged to output the output signal at the output node. An associated receiver is also disclosed.
摘要翻译：放大器接收具有输入节点的输入信号，提供响应的输出信号，并且包括主分支和辅助分支。辅助分支耦合在输入节点和分割节点之间，用于输入节点的输入匹配。主分支也耦合到分离节点，具有当前模式的输出节点，并且被布置成在输出节点处输出输出信号。还公开了一种相关的接收机。

2. 发明申请

US20130029627A1 AMPLIFIER AND ASSOCIATED RECEIVER 有权
标题翻译：放大器及相关接收器
公开(公告)号：US20130029627A1
公开(公告)日：2013-01-31
申请号：US13289510
申请日：2011-11-04
申请人： Fei Song , Chun-Geik Tan
发明人： Fei Song , Chun-Geik Tan
IPC分类号： H04B1/16 , H03G3/00
CPC分类号： H03F3/45475 , H03F3/195 , H03F2200/294 , H03F2203/45526 , H03F2203/7236 , H03G1/0029
摘要： An amplifier receives an input signal with an input node, provides an output signal in response, and includes a main branch and an auxiliary branch. The auxiliary branch is coupled between the input node and a splitting node for input matching of the input node. The main branch, also coupled to the splitting node, has an output node of current mode, and is arranged to output the output signal at the output node. An associated receiver is also disclosed.
摘要翻译：放大器接收具有输入节点的输入信号，提供响应的输出信号，并且包括主分支和辅助分支。辅助分支耦合在输入节点和分割节点之间，用于输入节点的输入匹配。主分支也耦合到分离节点，具有当前模式的输出节点，并且被布置成在输出节点处输出输出信号。还公开了一种相关的接收机。

3. 发明授权

US07528667B1 T-network capbank 有权
标题翻译： T网络capbank
公开(公告)号：US07528667B1
公开(公告)日：2009-05-05
申请号：US11489835
申请日：2006-07-19
申请人： Chun Geik Tan , Randy Tsang , Yonghua Song
发明人： Chun Geik Tan , Randy Tsang , Yonghua Song
IPC分类号： H03B5/08
CPC分类号： H03J1/0008 , H03B2201/0266 , H03J2200/10
摘要： A capacitor bank adapted to provide a variable capacitance to an electronic circuit is provided. The capacitor bank has at least a most significant bit and a least significant bit and includes a first capacitor cell having a first capacitance value and disposed between a first node and a second node, thereby forming the most significant bit. The capacitor bank also includes a second capacitor cell having a second capacitance value and disposed between the first node and the second node, thereby forming the least significant bit. The second capacitance value is less than the first capacitance value. Additionally, the second capacitor cell includes a first T-network capacitor unit in electrical communication with a source of a transistor and a second T-network capacitor unit in electrical communication with a drain of the transistor.
摘要翻译：提供一种适于向电子电路提供可变电容的电容器组。电容器组具有至少最高有效位和最低有效位，并且包括具有第一电容值并设置在第一节点和第二节点之间的第一电容器单元，从而形成最高有效位。电容器组还包括具有第二电容值并设置在第一节点和第二节点之间的第二电容器单元，从而形成最低有效位。第二电容值小于第一电容值。此外，第二电容器单元包括与晶体管的源电连通的第一T网络电容器单元和与晶体管的漏极电连通的第二T网络电容器单元。

4. 发明申请

US20120019305A1 HARMONIC REJECTION OF SIGNAL CONVERTING DEVICE AND METHOD THEREOF 有权
标题翻译：信号转换装置的谐波抑制及其方法
公开(公告)号：US20120019305A1
公开(公告)日：2012-01-26
申请号：US13103102
申请日：2011-05-08
申请人： Huajiang Zhang , Chun Geik Tan
发明人： Huajiang Zhang , Chun Geik Tan
IPC分类号： G06G7/12
CPC分类号： H03D7/125 , H03D2200/0074
摘要： A signal converting device includes: a reference signal-mixing circuit arranged to generate a reference mixing output signal according to an input signal, a reference gain, and a reference local oscillating signal; a plurality of auxiliary signal-mixing circuits, each arranged to generate an auxiliary mixing output signal according to the input signal, an auxiliary gain, and an auxiliary local oscillating signal; and a combining circuit arranged to combine the reference mixing output signal and a plurality of the auxiliary mixing output signals to generate an output signal, and at least one of the auxiliary signal-mixing circuits is configured by the corresponding auxiliary gain to compensate phase imbalances between the reference mixing output signal and each of the auxiliary mixing output signals to reduce a power of a harmonic component in the output signal.
摘要翻译：信号转换装置包括：参考信号混合电路，被配置为根据输入信号，参考增益和参考本地振荡信号产生参考混合输出信号; 多个辅助信号混合电路，每个辅助信号混合电路被配置为根据输入信号产生辅助混合输出信号，辅助增益和辅助本地振荡信号; 以及组合电路，其被配置为组合所述参考混合输出信号和多个所述辅助混合输出信号以产生输出信号，并且所述辅助信号混合电路中的至少一个由相应的辅助增益配置以补偿相位不平衡参考混合输出信号和每个辅助混合输出信号，以降低输出信号中的谐波分量的功率。

5. 发明授权

US07852168B1 Power-efficient biasing circuit 有权
标题翻译：省电偏置电路
公开(公告)号：US07852168B1
公开(公告)日：2010-12-14
申请号：US11840745
申请日：2007-08-17
申请人： Yonghua Song , Chun Geik Tan , Randy Tsang , Chunwei Chang
发明人： Yonghua Song , Chun Geik Tan , Randy Tsang , Chunwei Chang
IPC分类号： H03L5/02 , H03L7/099
CPC分类号： H03L7/099 , H03L7/0802
摘要： Energy-efficient timing circuits are described. Such circuits may include a biasing circuit configured to provide a control bias current to a voltage-controlled oscillator (VCO). The biasing circuit may repetitively switch between a normal-power operating mode and a reduced-power operating mode. During the normal-power operating mode, the biasing circuit may generate a control voltage representative of a desired control bias current for the VCO. By then storing the control voltage using a device, such as a capacitor, much of the biasing circuit may be turned off during the reduced-power operating mode.
摘要翻译：描述节能定时电路。这样的电路可以包括被配置为向压控振荡器（VCO）提供控制偏置电流的偏置电路。偏置电路可以在正常功率操作模式和降低功率操作模式之间重复地切换。在正常工作模式期间，偏置电路可以产生代表VCO所需的控制偏置电流的控制电压。然后，通过诸如电容器之类的装置来存储控制电压，在降低功率的操作模式期间，偏置电路的大部分可能被关断。

6. 发明授权

US07756486B1 Transmitter and receiver impedance control using shunt switches 有权
标题翻译：使用分流开关的发射机和接收机阻抗控制
公开(公告)号：US07756486B1
公开(公告)日：2010-07-13
申请号：US11544163
申请日：2006-10-05
申请人： Chun-Geik Tan , Randy Tsang , Wayne A. Loeb
发明人： Chun-Geik Tan , Randy Tsang , Wayne A. Loeb
IPC分类号： H04B1/38
CPC分类号： H04B1/525
摘要： Circuits, methods, and apparatus that provide isolation between receive and transmit circuits in a wireless transceiver. One example provides switches that can be included on an integrated circuit with at least portions of a wireless transceiver. These switches vary the impedance of transmitter and receiver circuits between a termination impedance and a high impedance by inserting or removing components in parallel with matching networks. Signal losses are minimized since these switches are shunt connected to input and output paths on the wireless circuit and are not connected directly in either signal path.
摘要翻译：在无线收发器中提供接收和发送电路之间隔离的电路，方法和装置。一个示例提供可以包括在具有无线收发器的至少一部分的集成电路上的开关。这些开关通过与匹配网络并联插入或删除组件来改变发射器和接收器电路在终端阻抗和高阻抗之间的阻抗。信号损耗最小化，因为这些开关分流连接到无线电路上的输入和输出路径，并且不直接连接在任一信号路径中。

7. 发明申请

US20120019298A1 SIGNAL GENERATOR AND SIGNAL STRENGTH DETECTING CIRCUIT HAVING THE SIGNAL GENERATOR INSTALLED THEREIN 有权
标题翻译：信号发生器和信号强度检测信号发生器安装在其上的电路
公开(公告)号：US20120019298A1
公开(公告)日：2012-01-26
申请号：US13103095
申请日：2011-05-08
申请人： Dan Ping Li , Chun Geik Tan
发明人： Dan Ping Li , Chun Geik Tan
IPC分类号： H03K3/84
CPC分类号： H04B17/21 , H04B17/318
摘要： A signal generator includes: an adjusting circuit arranged to adjust a first amplitude of an oscillating signal to generate an adjusted oscillating signal; and a resistor ladder circuit arranged to receive the adjusted oscillating signal to generate a plurality of candidate output oscillating signals having a plurality of different amplitudes respectively and output an output oscillating signal selected from the candidate output oscillating signals.
摘要翻译：信号发生器包括：调整电路，被布置成调整振荡信号的第一幅度以产生经调整的振荡信号; 以及电阻梯形电路，被布置成接收经调整的振荡信号以分别产生具有多个不同振幅的多个候选输出振荡信号，并输出从候选输出振荡信号中选择的输出振荡信号。

8. 发明授权

US07518417B1 Wireless transceiver components with improved IQ matching 失效
标题翻译：无线收发器组件具有改进的IQ匹配
公开(公告)号：US07518417B1
公开(公告)日：2009-04-14
申请号：US11701036
申请日：2007-02-01
申请人： Chun Geik Tan , Naratip Wongkomet
发明人： Chun Geik Tan , Naratip Wongkomet
IPC分类号： H03K21/00
CPC分类号： H03K21/023
摘要： A frequency divider comprises a first differential input pair, a second differential input pair, a first capacitive element having first and second ends, a second capacitive element having first and second ends, and four current sourcing elements. The first differential input pair includes first and second transistors that receive a differential local oscillator signal. The second differential input pair includes first and second transistors that receive the differential local oscillator signal. The first capacitive element communicates with first terminals of the transistors of the first differential input pair. The second capacitive element communicates with first terminals of the transistors of the second differential input pair. The four current sourcing elements respectively communicate with the first terminals of the transistors of the first and second differential input pairs.
摘要翻译：分频器包括第一差分输入对，第二差分输入对，具有第一和第二端的第一电容元件，具有第一和第二端的第二电容元件和四个电流源元件。第一差分输入对包括接收差分本地振荡器信号的第一和第二晶体管。第二差分输入对包括接收差分本地振荡器信号的第一和第二晶体管。第一电容元件与第一差分输入对的晶体管的第一端相通。第二电容元件与第二差分输入对的晶体管的第一端相通。四个电流源单元分别与第一和第二差分输入对的晶体管的第一端子通信。

9. 发明授权

US07332971B2 Multi-gigabit/s transimpedance amplifier for optical networks 失效
标题翻译：用于光网络的多千兆位/秒跨阻放大器
公开(公告)号：US07332971B2
公开(公告)日：2008-02-19
申请号：US10864950
申请日：2004-06-10
申请人： Uday Dasgupta , Chun Geik Tan
发明人： Uday Dasgupta , Chun Geik Tan
IPC分类号： H03F3/08 , H03F1/36
CPC分类号： H03F3/08
摘要： A Gigabit/s transimpedance amplifier system includes a forward-path amplifier section with a very large bandwidth and an overall frequency-selective feedback section which is active only from DC to low frequencies. The forward-path of the amplifier comprises a regulated cascode for receiving the input signal, a regulated cascode for receiving the feedback signal, a single-ended to differential converter and an output buffer. Stability and frequency selection is achieved by a bandwidth-limited operational amplifier in the feedback path. The Miller multiplication of a capacitive means in the operational amplifier creates a low-frequency pole and stabilizes the feedback loop and thereby limits the frequency range of the feedback.
摘要翻译：千兆/秒跨阻放大器系统包括具有非常大带宽的前向路径放大器部分和仅从DC到低频有效的总频率选择反馈部分。放大器的前向路径包括用于接收输入信号的调节共源共栅，用于接收反馈信号的调节共源共栅，单端到差分转换器和输出缓冲器。稳定性和频率选择由反馈路径中的带宽限制运算放大器实现。运算放大器中的电容装置的米勒乘法器产生低频极点并稳定反馈回路，从而限制反馈的频率范围。

10. 发明授权

US07092692B2 Threshold voltage (Vth), power supply (VDD), and temperature compensation bias circuit for CMOS passive mixer 有权
标题翻译： CMOS无源混频器的阈值电压（Vth），电源（VDD）和温度补偿偏置电路
公开(公告)号：US07092692B2
公开(公告)日：2006-08-15
申请号：US10403573
申请日：2003-03-31
申请人： Chun Geik Tan , Masaaki Itoh
发明人： Chun Geik Tan , Masaaki Itoh
IPC分类号： H04B1/28 , H04B1/16
CPC分类号： H03D7/1441 , H01L2924/0002 , H03D7/1458 , H03D7/1466 , H03D2200/0033 , H03D2200/0043 , H01L2924/00
摘要： A biasing circuit for a CMOS passive mixer core to stabilize its conversion gain, linearity and noise figure. The RF inputs are fed differentially from the two RF ports, the LO inputs are fed differentially from the two LO ports, and the IF outputs are obtained at the two IF ports. The biasing circuit comprises a reference current derived from the bandgap voltage and a n-channel MOSFET transistor. The conversion gain is stabilized by keeping the Vgs−Vth value of the passive mixer core almost constant at all process corners, temperature and power supply changes. This is achieved by implementing Vs in such a way that it will increase the same amount as VDD decreases, and that Vs will decrease the same amount as Vth increases.
摘要翻译：用于CMOS无源混频器内核的偏置电路，用于稳定其转换增益，线性度和噪声系数。 RF输入从两个RF端口差分馈入，LO输入与两个LO端口进行差分馈线，并在两个IF端口获得IF输出。偏置电路包括从带隙电压导出的参考电流和n沟道MOSFET晶体管。通过保持无源混频器核心的Vgs-Vth值在所有工艺角，温度和电源变化情况下几乎保持恒定，使转换增益稳定。这通过实现Vs来实现，使得其将增加与VDD相同的量，并且Vs将减小与Vth增加相同的量。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式