会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Method of controlling reception in data broadcast receiver
    • 控制数据广播接收机接收的方法
    • US06452644B1
    • 2002-09-17
    • US09230937
    • 1999-02-03
    • Joji ShimakawaAlphonsius A. J. De LangeHenricus A. W. Van Gestel
    • Joji ShimakawaAlphonsius A. J. De LangeHenricus A. W. Van Gestel
    • H04N563
    • H04N7/0887H04H20/34H04H20/57H04H40/09H04H60/25H04H60/72H04N5/445H04N5/63H04N7/06H04N7/08H04N7/088H04N21/47H04N21/472H04N21/84
    • The invention relates to the reception of data by a data broadcast receiver, particularly, a mobile data receiver for the Japanese TV data multibroadcast sound subcarrier system. The receiver is controlled to receive a desired type of data, for example, weather forecasts, news, stock prices, etc. The invention provides the transmission of time information which specifies, for each type of data, when the data will be transmitted or retransmitted. This allows the receiver to enter a standby mode in which the power consumption is reduced. On, or slightly before, the specified time, the receiver switches on to receive, decode and display the desired data. The invention is also applicable in television receivers having the facility to receive electronic program guides (EPG) or other services. The receiver is informed about the time at which an updated version of the EPG can be expected. In order to reduce power consumption in the receiver's standby mode, the hardware for receiving the EPG is not activated until the specified instant of time.
    • 本发明涉及数据广播接收机,特别是日本TV数据多广播声子载波系统的移动数据接收机的数据接收。 接收器被控制以接收期望类型的数据,例如天气预报,新闻,股票价格等。本发明提供时间信息的传输,其为每种类型的数据指定当数据将被发送或重传时 。 这允许接收机进入功耗降低的待机模式。 在指定时间之后或接下来,接收机接通,接收,解码和显示所需的数据。 本发明也适用于具有接收电子节目指南(EPG)或其他服务的设备的电视接收机。 接收者被告知可以预期更新版本的EPG的时间。 为了降低接收机待机模式的功耗,接收EPG的硬件在指定的时刻之前不会被激活。
    • 2. 发明授权
    • Image display system and multi-window image display method
    • 图像显示系统和多窗口图像显示方法
    • US5777687A
    • 1998-07-07
    • US407421
    • 1995-03-17
    • Alphonsius A. J. De Lange
    • Alphonsius A. J. De Lange
    • H04N5/265G06T1/60G09G1/16G09G5/14
    • G09G5/14
    • An image display system forms an output video signal which is composed of successive frames, the output video signal including a plurality of windows, each of which contains image information from an own input video signal in each frame. The image information from the input video signals is written into a memory wherefrom subsequently successive frames of an output video signal are read, each time from a respective series of locations of the memory. Upon reading, a concatenation of the respective series of the successive frames is formed. The locations are periodically repeated in this concatenation with a period of recurrence which is longer than a single series, the locations of the respective series of each frame at an end being coincident in an overlapping fashion with the locations at the beginning of the series of a directly preceding frame. Despite the overlap, no image information of the windows will be overwritten before it has been read, provided that the overlap is smaller than the minimum number of locations used in a series between the beginning and the end of a window. In the case of rectangular windows, the minimum height of the windows thus defines the overlap.
    • 图像显示系统形成由连续帧构成的输出视频信号,输出视频信号包括多个窗口,每个窗口包含来自每帧中的自身输入视频信号的图像信息。 来自输入视频信号的图像信息被写入到存储器中,随后每次从存储器的相应系列位置读取输出视频信号的连续帧。 在读取时,形成连续帧的各个系列的级联。 在这个连接中,这些位置周期性地重复地具有比单个系列更长的复现周期,每个帧的各个系列的位置在与该系列的一系列的开始处的重叠方式与重叠的方式重合 直接在前面的框架。 尽管重叠,但是只有在重叠小于窗口开始和结束之间的一系列中使用的最小位置数量时,窗口的图像信息才会被覆盖。 在矩形窗的情况下,窗口的最小高度因此限定了重叠。
    • 3. 发明授权
    • Sorting sequential data prior to distribution over parallel processors
in random access manner
    • 在以随机存取方式分配并行处理器之前排序顺序数据
    • US5612863A
    • 1997-03-18
    • US383392
    • 1995-02-03
    • Alphonsius A. J. De Lange
    • Alphonsius A. J. De Lange
    • G06T1/20G06F13/00G06F15/17G06F15/00
    • G06F15/17
    • A data processing system comprises a plurality of processing elements being operative to process data and being coupled in parallel to a bus via a control means that governs data communication. The control means comprises a plurality of buffer means, and each respective one of the buffer means includes a respective plurality of parallel buffer segments. The control means is operative to selectively connect a single one of the buffer segments in respective ones of the buffer means to respective ones of the processing elements. This effectively permits distributing of the data in an arbitrary manner over the elements by the sorting the data in advance in the segments according to destination. The system is highly suitable to handle video and graphics data in image synthesis.
    • 数据处理系统包括多个处理元件,其操作用于处理数据并经由控制数据通信的控制装置并行耦合到总线。 控制装置包括多个缓冲装置,缓冲装置中的每一个包括相应的多个并行缓冲区段。 控制装置可操作以选择性地将缓冲器单元中的单个缓冲器段连接到相应的处理元件。 这有效地允许以任意方式通过在根据目的地的段中预先对数据进行排序来分配数据。 该系统非常适合处理图像合成中的视频和图形数据。
    • 4. 发明授权
    • Cache with access to a moving two-dimensional window
    • 缓存可访问移动的二维窗口
    • US06378046B1
    • 2002-04-23
    • US09469452
    • 1999-12-21
    • Erwin B. BellersAlphonsius A. J. De Lange
    • Erwin B. BellersAlphonsius A. J. De Lange
    • G06F208
    • G09G5/14G09G5/393G09G2320/103G09G2360/121
    • A processor is programmed for accessing data-items from a matrix of rows and columns, access being constrained to a moving window. A cache memory caches data for the window. The cache memory makes a location used for a first data-item from an earliest row available for reuse when the window moves along the row direction, and retrieves a second data item for a latest row of the window into the cache memory. Data for the latest row may be written into the location just made available for reuse. The position of the first data-item along the row direction of the matrix trails the position of the second data-item along the row direction of the matrix at least by the width of the window.
    • 处理器被编程用于从行和列的矩阵访问数据项,访问被限制到移动窗口。 缓存内存缓存窗口的数据。 当窗口沿着行方向移动时,高速缓冲存储器使用于可用于重新使用的最早行的第一数据项的位置,并且将用于窗口的最新行的第二数据项检索到高速缓冲存储器中。 最新行的数据可能被写入刚刚可用于重用的位置。 沿着矩阵的行方向的第一数据项的位置至少沿窗口的宽度沿着矩阵的行方向追踪第二数据项的位置。
    • 6. 发明授权
    • Multi-source video synchronization
    • 多源视频同步
    • US5517253A
    • 1996-05-14
    • US335805
    • 1994-11-14
    • Alphonsius A. J. De Lange
    • Alphonsius A. J. De Lange
    • G06F12/00G06T1/60G06T3/00G06T9/00G09G5/00G09G5/12G09G5/14G09G5/39G09G5/42H03M7/46H04N1/387H04N5/073H04N5/262
    • G09G5/39G09G5/14G09G2340/125G09G2360/123
    • A system for synchronizing input video signals from a plurality of video sources includes a plurality of buffering units (B1 . . . BN) each coupled to receive a respective one of the input video signals. The buffering units have mutually independent read and write operations. Each buffer write operation is locked to the corresponding video input signal. Each buffer read operation is locked to a system clock. The buffering units are substantially smaller than required to store a video signal field. The system further includes a storage arrangement (DRAM-1 . . . DRAM-M) for storing a composite signal composed from the input video signals, and a communication network (110) for communicating data from the buffering units to the storage arrangement, pixel (X) and line (Y) addresses of the buffering units and of the storage arrangement being coupled.
    • PCT No.PCT / NL94 / 00068 Sec。 371日期:1994年11月14日 102(e)1994年11月14日日期PCT 1994年3月29日PCT公布。 出版物WO94 / 23416 PCT 日期为1994年10月13日。一种用于使来自多个视频源的输入视频信号同步的系统包括多个缓冲单元(B1 ... BN),每个缓冲单元被耦合以接收相应的一个输入视频信号。 缓冲单元具有相互独立的读和写操作。 每个缓冲写入操作被锁定到相应的视频输入信号。 每个缓冲区读取操作被锁定到系统时钟。 缓冲单元显着地小于存储视频信号场所需的缓冲单元。 该系统还包括用于存储由输入视频信号组成的复合信号的存储装置(DRAM-1 ... DRAM-M)和用于将数据从缓冲单元传送到存储装置的通信网络(110),像素 (X)和线(Y)地址。
    • 8. 发明授权
    • Single frame buffer image processing system
    • 单帧缓冲图像处理系统
    • US5719593A
    • 1998-02-17
    • US575801
    • 1995-12-22
    • Alphonsius A. J. De Lange
    • Alphonsius A. J. De Lange
    • G06F3/153G06T3/00G06T5/20G09G5/00G09G5/36G09G5/377G09G5/393G09G5/395H04N1/387H04N5/272
    • H04N5/272G09G5/393G09G5/395G09G2340/10G09G2340/12G09G2360/126G09G2360/128
    • An image processing system processes background and foreground images and stores a combined image in a shared frame buffer. The images are processed such that mixing of the images and smooth transitions between the images can be achieved. The input images may be independently supplied and may have different refresh rates. The image processing system determines whether a position in a combined image is part of a predetermined background area, a predetermined foreground area or a predetermined mixing area. The mixing area includes mixing area positions, defined as positions in the combined image which correspond to a predetermined area of the corresponding foreground image. The foreground area includes foreground area positions, defined as positions in the combined image which correspond to the foreground image and which are not part of the mixing area. The background area includes background area positions, defined as positions in the combined image which correspond to the background image and which are not part of the mixing area or the foreground area. The image processing system additionally includes a display controller and a frame buffer coupled together. The display controller includes inputs and processors. The inputs receive digital background input pixels, which are a background input image, and receive digital foreground input pixels, which are at least one foreground input image. The processors process the input pixels and propagate the stream of processed pixels to memory elements of the frame buffer, forming a combined image.
    • 图像处理系统处理背景和前景图像,并将组合图像存储在共享帧缓冲器中。 处理图像,使得可以实现图像的混合和图像之间的平滑过渡。 可以独立地提供输入图像并且可以具有不同的刷新率。 图像处理系统确定组合图像中的位置是否是预定背景区域,预定前景区域或预定混合区域的一部分。 混合区域包括混合区域位置,其被定义为与对应的前景图像的预定区域对应的组合图像中的位置。 前景区域包括前景区域位置,被定义为组合图像中对应于前景图像并且不是混合区域的一部分的位置。 背景区域包括背景区域位置,被定义为组合图像中对应于背景图像并且不是混合区域或前景区域的一部分的位置。 图像处理系统还包括耦合在一起的显示控制器和帧缓冲器。 显示控制器包括输入和处理器。 输入接收作为背景输入图像的数字背景输入像素,并且接收至少一个前景输入图像的数字前景输入像素。 处理器处理输入像素并将经处理的像素流传播到帧缓冲器的存储元件,形成组合图像。