专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

81. 发明授权

US07962910B2 Selective generation of an asynchronous notification for a partition management operation in a logically-partitioned computer 有权
标题翻译：在逻辑分区的计算机中选择性地生成分区管理操作的异步通知
公开(公告)号：US07962910B2
公开(公告)日：2011-06-14
申请号：US11834202
申请日：2007-08-06
申请人： William Joseph Armstrong , Naresh Nayar , Gregory Michael Nordstrom , Timothy Joseph Torzewski
发明人： William Joseph Armstrong , Naresh Nayar , Gregory Michael Nordstrom , Timothy Joseph Torzewski
IPC分类号： G06F9/455 , G06F9/46 , G06F9/54 , G06F12/08
CPC分类号： G06F9/5077 , G06F9/542 , G06F2209/543 , G06F2209/544
摘要： A logically-partitioned computer, program product and method utilize a flexible and adaptable communication interface between a partition and a partition manager, which permits optimal handling of partition management operations such as state change operations and the like over a wide variety of circumstances. In particular, a partition is permitted to indicate, in connection with a request to perform a partition management operation, whether an asynchronous notification should be generated or suppressed in association with the performance of the partition management operation by a partition manager. As a result, asynchronous notifications are selectively generated in association with the performance of partition management operations based upon indications in the requests made by partitions for such operations.
摘要翻译：逻辑分区计算机，程序产品和方法利用分区和分区管理器之间的灵活且可适应的通信接口，其允许在各种情况下最佳地处理诸如状态改变操作等的分区管理操作。特别地，允许分区结合执行分区管理操作的请求来指示是否应该由分区管理器执行分区管理操作来生成或抑制异步通知。因此，基于由用于这种操作的分区所做的请求中的指示，与分区管理操作的执行相关联地选择性地生成异步通知。

82. 发明授权

US07882326B2 Live migration of a logical partition 有权
标题翻译：实时迁移逻辑分区
公开(公告)号：US07882326B2
公开(公告)日：2011-02-01
申请号：US11690174
申请日：2007-03-23
申请人： William Joseph Armstrong , David Anthony Larson , Naresh Nayar
发明人： William Joseph Armstrong , David Anthony Larson , Naresh Nayar
IPC分类号： G06F12/00 , G06F21/00 , G06F13/00 , G06F13/28 , G06F9/455
CPC分类号： G06F9/4856 , G06F9/45558 , G06F9/5077 , G06F2009/4557
摘要： A partition migration mechanism migrates a logical partition executing an operating system and resumes the logical partition before all resources in the logical partition have been migrated. When a partition is being migrated, a call checkpoint mechanism creates checkpoints of the state of the operating system when the partition manager is called. Before performing the call to the partition manager, a check is made to determine if all resources required by the call are available. If so, the partition manager call is executed. If all resources required by the call are not available, a resource fault is indicated, which causes the operating system state from the last checkpoint to be restored and a corresponding virtual CPU to be preempted until the resource that caused the fault becomes available. Exceptions that do not require the missing resource may be performed while the virtual CPU awaits the resource to become available.
摘要翻译：在迁移逻辑分区中的所有资源之前，分区迁移机制将迁移执行操作系统的逻辑分区并恢复逻辑分区。当分区正在迁移时，调用检查点机制会在调用分区管理器时创建操作系统状态的检查点。在执行对分区管理器的呼叫之前，进行检查以确定呼叫所需的所有资源是否可用。如果是这样，则执行分区管理器调用。如果呼叫所需的所有资源都不可用，则会指示资源故障，从而导致最后一个检查点的操作系统状态恢复，相应的虚拟CPU将被抢占，直到导致故障的资源变为可用。可以在虚拟CPU等待资源变为可用时执行不需要缺少资源的异常。

83. 发明授权

US07840965B2 Selective generation of an asynchronous notification for a partition management operation in a logically-partitioned computer 有权
标题翻译：在逻辑分区的计算机中选择性地生成分区管理操作的异步通知
公开(公告)号：US07840965B2
公开(公告)日：2010-11-23
申请号：US12050653
申请日：2008-03-18
申请人： William Joseph Armstrong , Naresh Nayar , Gregory Michael Nordstrom , Timothy Joseph Torzewski
发明人： William Joseph Armstrong , Naresh Nayar , Gregory Michael Nordstrom , Timothy Joseph Torzewski
IPC分类号： G06F9/455 , G06F9/46 , G06F9/54 , G06F12/08
CPC分类号： G06F9/5077 , G06F9/542 , G06F2209/543 , G06F2209/544
摘要： A logically-partitioned computer, program product and method utilize a flexible and adaptable communication interface between a partition and a partition manager, which permits optimal handling of partition management operations such as state change operations and the like over a wide variety of circumstances. In particular, a partition is permitted to indicate, in connection with a request to perform a partition management operation, whether an asynchronous notification should be generated or suppressed in association with the performance of the partition management operation by a partition manager. As a result, asynchronous notifications are selectively generated in association with the performance of partition management operations based upon indications in the requests made by partitions for such operations.
摘要翻译：逻辑分区计算机，程序产品和方法利用分区和分区管理器之间的灵活且可适应的通信接口，其允许在各种情况下最佳地处理诸如状态改变操作等的分区管理操作。特别地，允许分区结合执行分区管理操作的请求来指示是否应该由分区管理器执行分区管理操作来生成或抑制异步通知。因此，基于由用于这种操作的分区所做的请求中的指示，与分区管理操作的执行相关联地选择性地生成异步通知。

84. 发明授权

US07546406B2 Virtualization of a global interrupt queue 失效
标题翻译：虚拟化全局中断队列
公开(公告)号：US07546406B2
公开(公告)日：2009-06-09
申请号：US11781085
申请日：2007-07-20
申请人： William Joseph Armstrong , David Anthony Larson , Naresh Nayar
发明人： William Joseph Armstrong , David Anthony Larson , Naresh Nayar
IPC分类号： G06F13/24
CPC分类号： G06F9/45533 , G06F13/24
摘要： A method, system, and article of manufacture for processing virtual interrupts in a logically partitioned system are provided. An intelligent virtual global interrupt queue (virtual GIQ) that may be associated with a plurality of virtual processors running in a logical partition may be utilized. Upon receiving a virtual interrupt, the virtual GIQ may examine the operating states of the associated virtual processors. In an effort to ensure the virtual interrupt is processed as quickly as possible, the virtual GIQ may present the virtual interrupt to one of the associated virtual processors determined to be in an operating state best suited for processing the virtual interrupt.
摘要翻译：提供了一种用于处理逻辑分区系统中的虚拟中断的方法，系统和制品。可以利用可以与在逻辑分区中运行的多个虚拟处理器相关联的智能虚拟全局中断队列（虚拟GIQ）。在接收到虚拟中断时，虚拟GIQ可以检查相关联的虚拟处理器的操作状态。为了确保尽可能快地处理虚拟中断，虚拟GIQ可以将虚拟中断呈现给被确定为处于最适合于处理虚拟中断的操作状态的相关虚拟处理器之一。

85. 发明授权

US07512826B2 Method, apparatus, and product for an efficient virtualized time base in a scaleable multi-processor computer 失效
标题翻译：用于可扩展多处理器计算机中高效虚拟化时基的方法，设备和产品
公开(公告)号：US07512826B2
公开(公告)日：2009-03-31
申请号：US11110180
申请日：2005-04-20
申请人： William Joseph Armstrong , Michael J. Corrigan , Naresh Nayar , Scott Barnett Swaney
发明人： William Joseph Armstrong , Michael J. Corrigan , Naresh Nayar , Scott Barnett Swaney
IPC分类号： G06F1/12
CPC分类号： G06F1/14
摘要： A method, apparatus, and computer program product are disclosed in a data processing system for providing a virtualized time base in a logically partitioned data processing system. A time base is determined for each one of multiple processor cores. The time base is used to indicate a current time to one of the processor cores for which the time base is determined. The time bases are synchronized together for the processor cores such that each one of the processor cores includes its own copy of a synchronized time base. For one of the processor cores, a virtualized time base is generated that is different from the synchronized time base but that remains synchronized with at least a portion of the synchronized time base. The processor core utilizes the virtualized time base instead of the synchronized time base for indicating the current time to the processor core. The synchronized time bases and the portion of the virtualized time base remaining in synchronization together.
摘要翻译：在用于在逻辑分区的数据处理系统中提供虚拟时基的数据处理系统中公开了一种方法，装置和计算机程序产品。为多个处理器核心中的每一个确定时基。时基用于指示当前时间到其中确定时基的一个处理器内核。对于处理器核心，时基同步在一起，使得每个处理器核心包括其自己的同步时基副本。对于其中一个处理器核心，生成与同步时基不同的虚拟时基，但与同步时基的至少一部分保持同步。处理器核心利用虚拟时基而不是同步的时基来指示处理器核心的当前时间。同步的时基和虚拟时基的一部分保持同步在一起。

86. 发明申请

US20080256530A1 System and Method for Determining Firmware Compatibility for Migrating Logical Partitions 审中-公开
标题翻译：确定用于迁移逻辑分区的固件兼容性的系统和方法
公开(公告)号：US20080256530A1
公开(公告)日：2008-10-16
申请号：US11735770
申请日：2007-04-16
申请人： William Joseph Armstrong , Robert J. Battista , David Anthony Larson , Naresh Nayar , Jonathan Ross Van Niewaal
发明人： William Joseph Armstrong , Robert J. Battista , David Anthony Larson , Naresh Nayar , Jonathan Ross Van Niewaal
IPC分类号： G06F9/445
CPC分类号： G06F9/45533 , G06F9/5077
摘要： An apparatus, program product and method for facilitating logical partition migrations between computers by determining if the firmware of the computers is compatible. A hypervisor of a source logical partition may transfer a token and compatibility table indicative of firmware running on the source computer. A hypervisor on the system of the target logical partition may compare the firmware indicated by the token with a token and/or compatibility table listing firmware versions compatible with the target computer. Conversely, a token of the target computer may be compared to a compatibility table associated with firmware that is compatible with the source computer. In either instance, a match may result in the migration of the logical partition. Alternatively, an absence of a match may result in the migration being prohibited.
摘要翻译：一种用于通过确定计算机的固件是否兼容来促进计算机之间的逻辑分区迁移的装置，程序产品和方法。源逻辑分区的管理程序可以传送指示在源计算机上运行的固件的令牌和兼容性表。目标逻辑分区系统上的管理程序可以将令牌所指示的固件与列出与目标计算机兼容的固件版本的令牌和/或兼容性表进行比较。相反，可以将目标计算机的令牌与与源计算机兼容的固件相关联的兼容性表进行比较。在任一情况下，匹配可能导致逻辑分区的迁移。或者，缺少匹配可能导致迁移被禁止。

87. 发明申请

US20080168473A1 SELECTIVE GENERATION OF AN ASYNCHRONOUS NOTIFICATION FOR A PARTITION MANAGEMENT OPERATION IN A LOGICALLY-PARTITIONED COMPUTER 有权
标题翻译：用于在逻辑分区计算机中进行分区管理操作的异步通知的选择性生成
公开(公告)号：US20080168473A1
公开(公告)日：2008-07-10
申请号：US12050653
申请日：2008-03-18
申请人： William Joseph Armstrong , Naresh Nayar , Gregory Michael Nordstrom , Timothy Joseph Torzewski
发明人： William Joseph Armstrong , Naresh Nayar , Gregory Michael Nordstrom , Timothy Joseph Torzewski
IPC分类号： G06F13/00
CPC分类号： G06F9/5077 , G06F9/542 , G06F2209/543 , G06F2209/544
摘要： A logically-partitioned computer, program product and method utilize a flexible and adaptable communication interface between a partition and a partition manager, which permits optimal handling of partition management operations such as state change operations and the like over a wide variety of circumstances. In particular, a partition is permitted to indicate, in connection with a request to perform a partition management operation, whether an asynchronous notification should be generated or suppressed in association with the performance of the partition management operation by a partition manager. As a result, asynchronous notifications are selectively generated in association with the performance of partition management operations based upon indications in the requests made by partitions for such operations.
摘要翻译：逻辑分区计算机，程序产品和方法利用分区和分区管理器之间的灵活且可适应的通信接口，其允许在各种情况下最佳地处理诸如状态改变操作等的分区管理操作。特别地，允许分区结合执行分区管理操作的请求来指示是否应该由分区管理器执行分区管理操作来生成或抑制异步通知。因此，基于由用于这种操作的分区所做的请求中的指示，与分区管理操作的执行相关联地选择性地生成异步通知。

88. 发明申请

US20080168254A1 SELECTIVELY INVALIDATING ENTRIES IN AN ADDRESS TRANSLATION CACHE 有权
标题翻译：在地址翻译缓存中选择无效的入口
公开(公告)号：US20080168254A1
公开(公告)日：2008-07-10
申请号：US12054538
申请日：2008-03-25
申请人： Michael J. Corrigan , Paul LuVerne Godtland , Joaquin Hinojosa , Cathy May , Naresh Nayar , Edward John Silha
发明人： Michael J. Corrigan , Paul LuVerne Godtland , Joaquin Hinojosa , Cathy May , Naresh Nayar , Edward John Silha
IPC分类号： G06F9/34
CPC分类号： G06F12/1036 , G06F12/126 , G06F2212/1016 , G06F2212/683
摘要： An apparatus and method selectively invalidate entries in an address translation cache instead of invalidating all, or nearly all, entries. One or more translation mode bits are provided in each entry in the address translation cache. These translation mode bits may be set according to the addressing mode used to create the cache entry. One or more “hint bits” are defined in an instruction that allow specifying which of the entries in the address translation cache are selectively preserved during an invalidation operation according to the value(s) of the translation mode bit(s). In the alternative, multiple instructions may be defined to preserve entries in the address translation cache that have specified addressing modes. In this manner, more intelligence is used to recognize that some entries in the address translation cache may be valid after a task or partition switch, and may therefore be retained, while other entries are invalidated.
摘要翻译：一种装置和方法选择性地使地址转换高速缓存中的条目无效，而不是使所有或几乎所有条目无效。在地址转换高速缓存中的每个条目中提供一个或多个翻译模式位。可以根据用于创建高速缓存条目的寻址模式来设置这些转换模式位。在指令中定义一个或多个“提示位”，该指令允许根据翻译模式位的值来指定在无效操作期间选择性地保留地址转换高速缓存中的哪些条目。在替代方案中，可以定义多个指令以保留具有指定寻址模式的地址转换高速缓存中的条目。以这种方式，使用更多的智能来识别地址转换高速缓存中的一些条目在任务或分区切换之后可能是有效的，并且因此可以被保留，而其他条目无效。

89. 发明授权

US07275180B2 Transparent replacement of a failing processor 失效
标题翻译：透明地更换故障处理器
公开(公告)号：US07275180B2
公开(公告)日：2007-09-25
申请号：US10418598
申请日：2003-04-17
申请人： William Joseph Armstrong , Naresh Nayar , Gary Ross Ricard
发明人： William Joseph Armstrong , Naresh Nayar , Gary Ross Ricard
IPC分类号： G06F11/00 , G06F11/20
CPC分类号： G06F11/203 , G06F11/2028 , G06F11/2041 , G06F11/2046
摘要： Methods, systems, and articles of manufacture for replacement of a failing processor of a multi-processor system running at least one operating system are provided. In contrast to the prior art, the replacement may be performed by system firmware without intervention by the operating system (i.e., the replacement may be transparent to the operating system). For some embodiments, the multi-processor system may be logically partitioned and the methods may be utilized to replace one or more shared or dedicated processors assigned to a logical partition, transparent to an operating system running on the partition.
摘要翻译：提供了用于替代运行至少一个操作系统的多处理器系统故障处理器的方法，系统和制品。与现有技术相反，替换可以由系统固件执行，而不需要操作系统的干预（即，替换可能对操作系统是透明的）。对于一些实施例，多处理器系统可以被逻辑地分区，并且该方法可以用于替换分配给逻辑分区的一个或多个共享或专用处理器，对于在分区上运行的操作系统是透明的。

90. 发明申请

US20070143565A1 Apparatus and method for selectively invalidating entries in an address translation cache 有权
标题翻译：用于选择性地使地址转换高速缓存中的条目无效的装置和方法
公开(公告)号：US20070143565A1
公开(公告)日：2007-06-21
申请号：US11304136
申请日：2005-12-15
申请人： Michael Corrigan , Paul Godtland , Joaquin Hinojosa , Cathy May , Naresh Nayar , Edward Silha
发明人： Michael Corrigan , Paul Godtland , Joaquin Hinojosa , Cathy May , Naresh Nayar , Edward Silha
IPC分类号： G06F12/00
CPC分类号： G06F12/1036 , G06F12/126 , G06F2212/1016 , G06F2212/683
摘要： An apparatus and method selectively invalidate entries in an address translation cache instead of invalidating all, or nearly all, entries. One or more translation mode bits are provided in each entry in the address translation cache. These translation mode bits may be set according to the addressing mode used to create the cache entry. One or more “hint bits” are defined in an instruction that allow specifying which of the entries in the address translation cache are selectively preserved during an invalidation operation according to the value(s) of the translation mode bit(s). In the alternative, multiple instructions may be defined to preserve entries in the address translation cache that have specified addressing modes. In this manner, more intelligence is used to recognize that some entries in the address translation cache may be valid after a task or partition switch, and may therefore be retained, while other entries in the address translation cache are invalidated.
摘要翻译：一种装置和方法选择性地使地址转换高速缓存中的条目无效，而不是使所有或几乎所有条目无效。在地址转换高速缓存中的每个条目中提供一个或多个翻译模式位。可以根据用于创建高速缓存条目的寻址模式来设置这些转换模式位。在指令中定义一个或多个“提示位”，该指令允许根据翻译模式位的值来指定在无效操作期间选择性地保留地址转换高速缓存中的哪些条目。在替代方案中，可以定义多个指令以保留具有指定寻址模式的地址转换高速缓存中的条目。以这种方式，使用更多的智能来识别地址转换高速缓存中的一些条目在任务或分区切换之后可能是有效的，并且因此可以被保留，而地址转换高速缓存中的其他条目是无效的。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式