会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 81. 发明申请
    • PHOTOELECTRIC CONVERSION MODULE
    • 光电转换模块
    • US20120006377A1
    • 2012-01-12
    • US12912568
    • 2010-10-26
    • Hyun-Chul KimSang-Yeol HurJoo-Sik Jung
    • Hyun-Chul KimSang-Yeol HurJoo-Sik Jung
    • H01L31/042
    • H01G9/2068H01G9/2031H01G9/2059H01G9/2081Y02E10/542
    • A photoelectric conversion module is disclosed. The photoelectric conversion module includes a light receiving substrate and a counter substrate facing each other and a first unit photoelectric cell and a second unit photoelectric cell formed between the light receiving substrate and the counter substrate. The first unit photoelectric cell includes a first optical electrode formed on the light receiving substrate and a first counter electrode formed on the counter substrate, a second unit photoelectric cell including a second optical electrode formed on the counter substrate and a second counter electrode formed on the light receiving substrate. The first optical electrode includes a first semiconductor layer, the second optical electrode includes a second semiconductor layer and a first width of the first semiconductor layer is asymmetric to a second width of the second semiconductor layer.
    • 公开了一种光电转换模块。 光电转换模块包括彼此面对的光接收基板和对置基板以及形成在受光基板和对置基板之间的第一单元光电单元和第二单元光电单元。 第一单元光电池包括形成在受光基板上的第一光电极和形成在对置基板上的第一对电极,第二单元光电单元包括形成在对置基板上的第二光电极和形成在对基板上的第二对电极 光接收基板。 第一光电极包括第一半导体层,第二光电极包括第二半导体层,第一半导体层的第一宽度与第二半导体层的第二宽度不对称。
    • 86. 发明申请
    • ARRAY SUBSTRATE FOR LIQUID CRYSTAL DISPLAY DEVICE
    • 用于液晶显示装置的阵列基板
    • US20090167654A1
    • 2009-07-02
    • US12330720
    • 2008-12-09
    • Hyun-Chul KimJin-Cheol Hong
    • Hyun-Chul KimJin-Cheol Hong
    • G09G3/36
    • G02F1/1345H01L27/124H01L2924/0002H05K1/117H05K2201/0784H05K2201/09727H01L2924/00
    • An array substrate for a liquid crystal display device includes a substrate including a display area and a non-display area, the non-display area having a link area and a pad area, array elements in the display area on the substrate, first to nth pads in the pad area (n is a natural number), first to nth link lines in the link area and connected to the first to nth pads, respectively, wherein the first to (n/2−1)th link lines are symmetrical with the nth to (n/2+1)th link lines with respect to (n/2)th link line, the first to (n/2−1)th link lines have inclined portions, and the inclined portions of the first to kth link lines have decreasing widths and decreasing lengths toward the kth link line from the first link line, wherein k is larger than 1 and smaller than (n/2).
    • 一种液晶显示装置用阵列基板,具备包括显示区域和非显示区域的基板,所述非显示区域具有连接区域和焊盘区域,所述基板的显示区域中的阵列元件,第一至第n 焊盘区域中的焊盘(n是自然数),分别在链路区域中的第一至第n个链路线并分别连接到第一至第n个焊盘,其中第一到第(n / 2-1)个链路线与 第(n / 2)个连接线相对于第(n / 2)个连接线,第一至第(n / 2-1)个连接线具有倾斜部分,并且第一至第 第k个链路线具有从第一链路线到第k个链路线的宽度减小和长度减小,其中k大于1且小于(n / 2)。
    • 87. 发明授权
    • Fuse box of semiconductor device and fabrication method thereof
    • 半导体器件保险丝盒及其制造方法
    • US07402464B2
    • 2008-07-22
    • US11316489
    • 2005-12-21
    • Hyun-Chul Kim
    • Hyun-Chul Kim
    • H01L21/82H01L21/8238H01L21/336H01L21/44
    • H01L23/5258H01L2924/0002H01L2924/00
    • A fuse box includes a semiconductor substrate having a fuse region, and a lower line in the fuse region that has a first region and a second region. An upper line is placed on the upper part of the lower line to overlap the first region. A fuse is placed on the upper part of the upper line, and connects electrically to the second region of the lower line and the upper surface of the upper line. A lower interlayer insulating layer is interposed between the lower line and the upper line, and an upper interlayer insulating layer is interposed between the upper line and the fuse. The fuse is formed on the upper interlayer insulating layer. Both ends of the fuse connect electrically to the second region of the lower line and the upper line, respectively, through fuse holes penetrating the lower and upper interlayer insulating layers.
    • 保险丝盒包括具有熔丝区域的半导体衬底和具有第一区域和第二区域的熔丝区域中的下部线。 下行线的上部放置一条上线以与第一区域重叠。 保险丝放置在上线的上部,并且电连接到下线的第二区域和上线的上表面。 在下行线路和上线路之间插入下层层间绝缘层,并且在上部线路和保险丝之间插入上层间绝缘层。 熔丝形成在上层间绝缘层上。 熔丝的两端分别通过穿透下层和上层间绝缘层的熔丝孔电连接到下线的第二区域和上层。
    • 88. 发明申请
    • Methods of Forming Semiconductor Devices
    • 形成半导体器件的方法
    • US20080113515A1
    • 2008-05-15
    • US11874267
    • 2007-10-18
    • Hyun-Chul KimSung-Il ChoEun-Young KangYong-Hyun KwonJae-Seung Hwang
    • Hyun-Chul KimSung-Il ChoEun-Young KangYong-Hyun KwonJae-Seung Hwang
    • H01L21/302
    • H01L21/3086H01L21/3088H01L21/823437H01L27/105H01L29/66621
    • A method of forming a semiconductor device is provided. The method includes preparing a semiconductor substrate to include a cell region and a peripheral region and forming a first mask layer on the semiconductor substrate. First hard mask patterns that are configured to expose the first mask layer are formed on the first mask layer in the cell region. A second mask layer that is configured to conformably cover the first hard mask patterns is formed. A second hard mask pattern is formed between the first hard mask patterns, wherein the second hard mask pattern is configured to contact a lateral surface of the second mask layer. The second mask layer interposed between the first hard mask patterns and the second hard mask pattern is removed. A plurality of trenches are etched in the semiconductor substrate of the cell region using the first hard mask patterns and the second hard mask pattern as a mask.
    • 提供一种形成半导体器件的方法。 该方法包括制备半导体衬底以包括单元区域和外围区域,并在半导体衬底上形成第一掩模层。 配置为暴露第一掩模层的第一硬掩模图案形成在单元区域中的第一掩模层上。 形成被构造为顺应地覆盖第一硬掩模图案的第二掩模层。 在第一硬掩模图案之间形成第二硬掩模图案,其中第二硬掩模图案被配置为接触第二掩模层的侧表面。 插入在第一硬掩模图案和第二硬掩模图案之间的第二掩模层被去除。 使用第一硬掩模图案和第二硬掩模图案作为掩模,在单元区域的半导体衬底中蚀刻多个沟槽。
    • 89. 发明申请
    • Information parts extraction for retrieving image sequence data
    • 用于检索图像序列数据的信息部分提取
    • US20080031523A1
    • 2008-02-07
    • US11881757
    • 2007-07-27
    • Whoi-Yul KimMin-Seok ChoiHyun-Chul Kim
    • Whoi-Yul KimMin-Seok ChoiHyun-Chul Kim
    • G06K9/46
    • G06K9/00342G06K9/52
    • A method of extracting information parts, and a recorded medium recording the method, for retrieving image sequence data are disclosed. According to an embodiment of the present invention, image frames included in an image sequence are converted to frames, in a quantity of n, including only the object that is separated from a background, and the corresponding shape descriptors, in a quantity of n, are extracted. The shape descriptors, in a quantity of n, are aligned according to a temporal order, to generate a shape sequence, which is frequency-converted along the time axis to obtain conversion coefficients having frequency information. Using coefficients in a low frequency area among the obtained conversion coefficients, a shape sequence descriptor is extracted. With this invention, video data expressing the motion of an object can be captured as an image sequence, and the similarity between video data can be distinguished by extracting information parts from each image sequence.
    • 公开了提取信息部分的方法和记录该方法的记录介质,用于检索图像序列数据。 根据本发明的一个实施例,包括在图像序列中的图像帧被转换成数量为n的数量的n,其仅包括与背景分离的对象和相应的形状描述符,其数量为n, 被提取。 数量为n的形状描述符根据时间顺序排列,以生成沿着时间轴频率转换的形状序列,以获得具有频率信息的转换系数。 使用所获得的转换系数中的低频区域中的系数,提取形状序列描述符。 利用本发明,可以将表示对象的运动的视频数据作为图像序列被捕获,并且可以通过从每个图像序列中提取信息部分来区分视频数据之间的相似度。