会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 82. 发明授权
    • Method and apparatus for low power semiconductor chip layout and low power semiconductor chip
    • 低功耗半导体芯片布局和低功耗半导体芯片的方法和装置
    • US08539388B2
    • 2013-09-17
    • US12852664
    • 2010-08-09
    • Chewn-Pu JouMing-Tsun LinFu-Lung HsuehShauh-Teh Juang
    • Chewn-Pu JouMing-Tsun LinFu-Lung HsuehShauh-Teh Juang
    • G06F17/50
    • G06F17/5068G06F17/505G06F2217/78
    • A layout system is described comprising a layout unit configured to layout cells in a mask design for a semiconductor chip based on library cells for a specified process node; a non-critical path determination unit configured to determine a non-critical path in the semiconductor chip; a cell determination unit configured to determine a group of cells in the mask design that form a part of the non-critical path and determine the corresponding library cell for at least one of the group of cells; a library cell modifying unit configured to modify one or more corresponding library cells to form a corresponding modified library cell; and a cell replacement unit configured to replace a library cell in the group of cells in the mask design that form a part of the non-critical path with the corresponding modified library cell.
    • 描述布局系统,其包括布局单元,其被配置为基于用于指定处理节点的库单元为半导体芯片的掩模设计布置单元; 非关键路径确定单元,被配置为确定半导体芯片中的非关键路径; 细胞确定单元,被配置为确定所述掩模设计中形成所述非关键路径的一部分的一组细胞,并确定所述细胞组中的至少一个的相应库细胞; 文库细胞修饰单元,被配置为修饰一个或多个相应的文库细胞以形成相应的修饰的文库细胞; 以及细胞置换单元,被配置为用形成所述非关键路径的一部分的掩模设计中的所述细胞组中的库单元替换相应的修改的库单元。
    • 86. 发明授权
    • Circuit and method for radio frequency amplifier
    • 射频放大器电路及方法
    • US08324970B2
    • 2012-12-04
    • US12894903
    • 2010-09-30
    • Chewn-Pu JouFu-Lung HsuehSally Liu
    • Chewn-Pu JouFu-Lung HsuehSally Liu
    • H03F3/04
    • H03F3/19H01L29/78
    • A radio frequency amplifier circuit includes a substrate that is capable of receiving a substrate bias voltage. The source of a transistor is capable of receiving a source bias voltage. The drain of the transistor is capable of receiving a drain bias voltage. The gate of the transistor is located between the source and the drain. A radio frequency input signal is coupled to the gate. A substrate bias circuit provides the substrate bias voltage. The substrate bias voltage and the source bias voltage forward bias the first diode formed by the source and the substrate. The substrate bias voltage and the drain bias voltage reverse bias the second diode formed by the drain and the substrate.
    • 射频放大器电路包括能够接收衬底偏置电压的衬底。 晶体管的源极能够接收源极偏置电压。 晶体管的漏极能够接收漏极偏置电压。 晶体管的栅极位于源极和漏极之间。 射频输入信号耦合到门。 衬底偏置电路提供衬底偏置电压。 衬底偏置电压和源极偏置电压正向偏置由源极和衬底形成的第一二极管。 衬底偏置电压和漏极偏置电压反向偏置由漏极和衬底形成的第二二极管。
    • 88. 发明申请
    • Bipolar Junction Transistors and Methods of Fabrication Thereof
    • 双极结晶体管及其制造方法
    • US20120264269A1
    • 2012-10-18
    • US13535090
    • 2012-06-27
    • Po-Yao KeTao-Wen ChungShine ChungFu-Lung Hsueh
    • Po-Yao KeTao-Wen ChungShine ChungFu-Lung Hsueh
    • H01L21/8222
    • H01L29/73H01L21/823431
    • A method of forming a semiconductor device is provided. The method includes forming a first fin above a substrate, forming a first emitter region in a first portion of the first fin, forming a first collector region in a second portion of the first fin, and forming a first base region in a third portion of the first fin. The third portion of the first fin is disposed underneath a first gate electrode. The method further includes forming a second fin adjacent to the first fin and above the substrate. The second fin is composed of a semiconductor material. The method also includes forming a first base contact over the second fin. The first base contact is coupled to the first base region through the second fin, the substrate, and the first fin.
    • 提供一种形成半导体器件的方法。 该方法包括在衬底上形成第一鳍片,在第一鳍片的第一部分中形成第一发射极区域,在第一鳍片的第二部分中形成第一集电极区域,并在第三鳍片的第三部分形成第一基底区域 第一个翅膀 第一鳍片的第三部分设置在第一栅电极下方。 该方法还包括形成邻近第一鳍片和衬底上方的第二鳍片。 第二鳍由半导体材料构成。 该方法还包括在第二翅片上形成第一基底接触。 第一基底接触件通过第二鳍片,基底和第一鳍片耦合到第一基底区域。
    • 89. 发明授权
    • VOL up-shifting level shifters
    • VOL上移电平转换器
    • US08207775B2
    • 2012-06-26
    • US12871343
    • 2010-08-30
    • Chan-Hong ChernFu-Lung HsuehYuwen SweiChih-Chang Lin
    • Chan-Hong ChernFu-Lung HsuehYuwen SweiChih-Chang Lin
    • H03L5/00
    • H03K19/0941H03K3/356182H03K19/018514
    • A representative level-shifter comprises a dynamically biased current source circuit that receives a first voltage, a first and a second unidirectional current-conducting devices, a first and a second pull-down devices, and a pull-up device. The first and second unidirectional current-conducting devices are coupled to the dynamically biased current source circuit. A voltage output of the level-shifter is located at a first node that is located between the current-constant circuit and the second unidirectional current-conducting device. The first and second pull-down devices are coupled to the first and second unidirectional current-conducting devices, respectively. The pull-up device receives a second voltage and is coupled to the dynamically biased current source circuit and the first unidirectional current-conducting device. The pull-up device is configured to dynamically bias the dynamically biased current source circuit such that a voltage drop of the second unidirectional current-conducting device is output at the voltage output responsive to the pull-up device outputting the second voltage to the dynamically biased current source circuit, the first pull-down device being non-conducting and the second pull-down device being conducting.
    • 代表性的电平转换器包括接收第一电压,第一和第二单向导流器件,第一和第二下拉器件以及上拉器件的动态偏置电流源电路。 第一和第二单向导流器件耦合到动态偏置电流源电路。 电平移位器的电压输出位于位于电流恒定电路和第二单向导流器件之间的第一节点处。 第一和第二下拉装置分别耦合到第一和第二单向导流装置。 上拉装置接收第二电压并耦合到动态偏置电流源电路和第一单向导流装置。 上拉装置被配置为动态地偏置动态偏置的电流源电路,使得第二单向导流装置的电压降在电压输出处被输出,响应于上拉装置将第二电压输出到动态偏置 电流源电路,第一下拉装置不导通,第二下拉装置导通。
    • 90. 发明授权
    • Method and system for time to digital conversion with calibration and correction loops
    • 用于校准和校正循环的时间到数字转换的方法和系统
    • US08193963B2
    • 2012-06-05
    • US12874462
    • 2010-09-02
    • You-Jen WangShen-Iuan LiuFeng-Wei KuoChewn-Pu JouFu-Lung Hsueh
    • You-Jen WangShen-Iuan LiuFeng-Wei KuoChewn-Pu JouFu-Lung Hsueh
    • H03M1/50
    • G04F10/005
    • Methods and apparatuses for time to digital conversion (TDC) are disclosed. A timing circuit comprises a TDC circuit, a calibration module, and a correction module. The TDC circuit is configured to provide a timing signal indicative of a timing difference between edges of a periodic reference clock signal and a variable feedback signal. The TDC circuit is also configured to provide a delay signal that is variably delayed relative to the reference clock signal. The calibration module is configured to provide a calibration signal to increase and decrease a total delay of the TDC circuit based on a time delay of the calibration signal plus a time delay of a correction signal. The correction module, which is configured to receive the timing signal and provide the correction signal, minimizes harmonic spurs in a frequency response of the timing signal by operating at a frequency of the reference clock signal.
    • 公开了时间到数字转换(TDC)的方法和装置。 定时电路包括TDC电路,校准模块和校正模块。 TDC电路被配置为提供指示周期性参考时钟信号的边沿与可变反馈信号之间的定时差的定时信号。 TDC电路还被配置为提供相对于参考时钟信号可变地延迟的延迟信号。 校准模块被配置为提供校准信号,以根据校准信号的时间延迟加上校正信号的时间延迟来增加和减少TDC电路的总延迟。 被配置为接收定时信号并提供校正信号的校正模块通过在参考时钟信号的频率下工作来最小化定时信号的频率响应中的谐波杂散。