会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 72. 发明申请
    • NONVOLATILE SEMICONDUCTOR MEMORY DEVICE
    • 非易失性半导体存储器件
    • US20090190428A1
    • 2009-07-30
    • US12256775
    • 2008-10-23
    • Junichi Kato
    • Junichi Kato
    • G11C5/14
    • G11C16/30G11C5/141G11C5/147
    • In a semiconductor device equipped with a nonvolatile memory, using a simple configuration, a write operation and the like are reliably made feasible even when stability of power supply from an external component is inhibited. The semiconductor device includes a nonvolatile memory core including a nonvolatile memory and a switch for switching a power supply mode for supplying power to the nonvolatile memory core between a first mode in which power is supplied from an external power supply and a second mode in which power is supplied from an accumulation device used as a back-up power supply. The nonvolatile memory core outputs a status signal indicating an operation state of the nonvolatile memory core, and the switch switches the power supply mode according to an operation state of the nonvolatile memory core that the status signal indicates.
    • 在配备有非易失性存储器的半导体器件中,即使在抑制来自外部部件的电源的稳定性的情况下,也可以使用简单的结构,写入动作等可靠地实现。 半导体器件包括非易失性存储器芯,其包括非易失性存储器和开关,用于在从外部电源供应电力的第一模式和第二模式之间切换用于向非易失性存储器核心供电的电源模式, 由用作备用电源的蓄积装置提供。 非易失性存储器核心输出表示非易失性存储器核心的运行状态的状态信号,并且该开关根据状态信号指示的非易失性存储器核心的运行状态切换电源模式。
    • 75. 发明授权
    • Non-volatile semiconductor memory device
    • 非易失性半导体存储器件
    • US07420844B2
    • 2008-09-02
    • US11523564
    • 2006-09-20
    • Junichi KatoAkira SugimotoMasayoshi NakayamaNorio Hattori
    • Junichi KatoAkira SugimotoMasayoshi NakayamaNorio Hattori
    • G11C16/06
    • G11C16/28G11C16/0458G11C16/0475G11C16/0491
    • A memory cell array with a group of memory cells capable of retaining two-bit information. Each memory cell has a pair of transistors having charge storage regions, mutually connected gates, and mutually connected sources. Word lines are provided to the gates of the transistors. Bit lines are provided to the sources and drains of the transistors. A pair of the bit lines respectively connected to the drains of a pair of transistors included in a memory cell are connected to a comparison input terminal of the differential detector. An information retained in the memory cell is read based on a comparison result of current amounts inputted to the differential detector via the pair of bit lines obtained by the differential detector in a state where memory cell currents are simultaneously and independently supplied to the pair of transistors.
    • 具有能够保留两位信息的一组存储器单元的存储单元阵列。 每个存储单元具有一对具有电荷存储区域,相互连接的栅极和相互连接的源极的晶体管。 字线被提供给晶体管的栅极。 位线被提供给晶体管的源极和漏极。 分别连接到包含在存储单元中的一对晶体管的漏极的一对位线连接到差分检测器的比较输入端子。 基于在存储单元电流同时且独立地提供给该对晶体管的状态下,通过由差分检测器获得的一对位线,基于输入到差分检测器的电流量的比较结果来读取保存在存储单元中的信息 。
    • 77. 发明申请
    • Non-volatile semiconductor memory device
    • 非易失性半导体存储器件
    • US20070064490A1
    • 2007-03-22
    • US11523564
    • 2006-09-20
    • Junichi KatoAkira SugimotoMasayoshi NakayamaNorio Hattori
    • Junichi KatoAkira SugimotoMasayoshi NakayamaNorio Hattori
    • G11C16/06
    • G11C16/28G11C16/0458G11C16/0475G11C16/0491
    • A memory cell array comprises a group of memory cells capable of retaining two-bit information. The memory cell has a pair of transistors having charge storage regions and arranged along a row direction of the memory cell array. Word lines are provided between the memory cells adjacent to each other along a column direction of the memory cell array and extend along the row direction. Bit lines are provided between the transistors adjacent to each other along the row direction and extend along the column direction. Gates of the pair of transistors constituting the respective memory cells are connected to each other and further connected to the word line corresponding to the relevant memory cell. Sources of the pair of transistors are connected to each other and further connected to the bit lines provided between the relevant pair of transistors. Drains of the transistors facing each other between the both memory cells adjacent to each other along the row direction are connected to each other and further connected to the bit line provided between the relevant adjacent memory cells. A pair of the bit lines connected to the both drains of the pairs of transistors included in all of the memory cells are connected to a comparison input terminal of the differential detector. An information retained in the memory cell is read based on a comparison result of current amounts inputted to the differential detector via the pair of bit lines obtained by the differential detector in a state where memory cell currents are simultaneously and independently supplied to the pair of transistors.
    • 存储单元阵列包括能够保留两位信息的一组存储单元。 存储单元具有一对具有电荷存储区并且沿着存储单元阵列的行方向布置的晶体管。 字线被设置在沿着存储单元阵列的列方向彼此相邻的存储单元之间并且沿着行方向延伸。 位线沿着行方向设置在彼此相邻的晶体管之间并且沿列方向延伸。 构成各个存储单元的一对晶体管的栅极彼此连接并进一步连接到与相关存储单元对应的字线。 一对晶体管的源极彼此连接并且进一步连接到设置在相关晶体管对之间的位线。 在沿着行方向彼此相邻的两个存储单元之间彼此面对的晶体管的漏极彼此连接,并进一步连接到设置在相邻的相邻存储单元之间的位线。 连接到包括在所有存储单元中的晶体管对的两个漏极的一对位线连接到差分检测器的比较输入端子。 基于在存储单元电流同时且独立地提供给该对晶体管的状态下,通过由差分检测器获得的一对位线,基于输入到差分检测器的电流量的比较结果来读取保存在存储单元中的信息 。
    • 79. 发明授权
    • Method for adjusting nozzle gap
    • 调整喷嘴间隙的方法
    • US06921876B2
    • 2005-07-26
    • US10856977
    • 2004-05-28
    • Shinji OkudaMitsuyoshi IshiharaJunichi Kato
    • Shinji OkudaMitsuyoshi IshiharaJunichi Kato
    • B23H7/02B23H7/10
    • B23H7/101
    • A method for adjusting the gap between an upper nozzle of a wire electric discharge machine includes placing a spacer member of a known thickness between a forward end of the upper nozzle and a workpiece. The forward end of the upper nozzle is brought into contact with the spacer member, so that the forward end of the upper nozzle is prevented from coming into direct contact with the workpiece. A Z-axis position of the upper nozzle is controlled on the basis of the thickness of the spacer member and the desired nozzle gap to set the gap between the forward end of the upper nozzle and the workpiece to a predetermined value. In controlling the Z-axis position of the upper nozzle, correction is made to compensate for a deformation of the upper guide, the spacer member, the workpiece, and the upper nozzle, and/or for a displacement of the upper guide resulting from a pressure of a working fluid.
    • 一种用于调节电火花线切割机的上喷嘴之间的间隙的方法包括将已知厚度的间隔件放置在上喷嘴的前端和工件之间。 上部喷嘴的前端与间隔件接触,防止上部喷嘴的前端与工件直接接触。 基于间隔件的厚度和所需的喷嘴间隙来控制上喷嘴的Z轴位置,以将上喷嘴的前端与工件之间的间隙设定为预定值。 在控制上喷嘴的Z轴位置时,进行校正以补偿上引导件,间隔件,工件和上喷嘴的变形,和/或用于由上引导件产生的上引导件的位移 工作流体的压力。
    • 80. 发明申请
    • Telephone support method, storage medium and apparatus
    • 电话支持方式,存储介质和设备
    • US20050047576A1
    • 2005-03-03
    • US10786141
    • 2004-02-26
    • Shigeru HidesawaJunichi Kato
    • Shigeru HidesawaJunichi Kato
    • G06Q10/00G06Q30/02G06Q50/00H04M3/00H04M3/42H04M3/51H04M3/523H04M5/00H04M11/00
    • H04M3/5238
    • A support reception unit issues a reception number in response to an application for support from a client and notifies the client of the reception number and a guidance for a call connection. A wait state management unit allocates into a queue the reception number sent from a call connection by telephone, holds the call connection and notifies the client, for display, of a current wait state and wait time points increased as a wait time elapses, until a support client becomes available for response. When the support client has become available for response, a support start unit confirms start of support for the client and, as a result of a confirmation response, connects by an extension the held call connection to the support client. A support end unit adds the wait time points to be accumulated and stores them at the point of time when the call connection with the supporter is terminated.
    • 支持接收单元响应于来自客户端的支持的应用发出接收号码,并向客户通知接收号码和呼叫连接的指导。 等待状态管理单元通过电话将从呼叫连接发送的接收号码分配到队列中,保持呼叫连接并通知客户端以显示当前等待状态,并且等待时间过去等待时间点增加,直到等待时间 支持客户端可用于响应。 当支持客户端可用于响应时,支持启动单元确认对客户端的支持开始,并且作为确认响应的结果,通过分机将保持的呼叫连接连接到支持客户端。 支持端单元添加待累积的等待时间点,并在与支持者的呼叫连接终止的时刻存储。