会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 71. 发明授权
    • Pulse generator circuit
    • 脉冲发生器电路
    • US4757214A
    • 1988-07-12
    • US830799
    • 1986-02-19
    • Yasuo Kobayashi
    • Yasuo Kobayashi
    • H03K5/04H03K5/1532H03K5/1534H03K3/017H03K5/13H03K19/20
    • H03K5/1534
    • A pulse generator circuit includes (a) a delay circuit responsive to an input signal for producing an output signal after a predetermined delay time, (b) a first logic circuit responsive to the input signal and this output signal for producing an output signal having a first logic state when both of the input signal and the output signal from the delay circuit are concurrently of a second logic value, (c) a second logic circuit responsive to the input signal and the output signal from the delay circuit for producing an output signal having the first logic state when both the input signal and the output signal from the delay circuit are of the first logic value, and (d) a third logic circuit responsive to the output signal from the first logic circuit and to the output signal from the second logic circuit for producing an output signal having a first logic state when both of the output signal from the first logic circuit and the output signal from the second logic circuit are concurrently of the second logic value.
    • 脉冲发生器电路包括:(a)响应于输入信号的延迟电路,用于在预定延迟时间之后产生输出信号;(b)响应于输入信号的第一逻辑电路,该输出信号用于产生具有 第一逻辑状态,当输入信号和来自延迟电路的输出信号都同时为第二逻辑值时,(c)第二逻辑电路响应于输入信号和来自延迟电路的输出信号产生输出信号 具有第一逻辑状态,当输入信号和来自延迟电路的输出信号都是第一逻辑值时,以及(d)第三逻辑电路响应于来自第一逻辑电路的输出信号和来自第一逻辑值的输出信号 第二逻辑电路,用于当来自第一逻辑电路的输出信号和来自第二逻辑电路的输出信号都同时产生具有第一逻辑状态的输出信号时 第二个逻辑值。
    • 72. 发明授权
    • Traffic data collecting arrangement comprising a template data memory in
each exchange
    • 交通数据采集装置,包括每个交换中的模板数据存储器
    • US4723270A
    • 1988-02-02
    • US929289
    • 1986-11-12
    • Michio OkamotoAtsushi TsuchihashiYasuo Kobayashi
    • Michio OkamotoAtsushi TsuchihashiYasuo Kobayashi
    • H04M3/36
    • H04M3/36
    • In each exchange (12) of a communication network, a template data memory (31) keeps "exchange" template data according to which traffic data should be monitored at the exchange. In a center (11) of the network, a template data file (33) keeps copies of the template data of the respective exchanges of the network as "center" template data. When a change in the exchange template data is transmitted from a "change" originating exchange to the center, a central processor (13) updates the center template data accordingly for the originating exchange. Traffic data are transmitted from the respective exchanges to the center without the exchange template data. When such a traffic datum is transmitted from a "data" originating exchange to the center, the central processor stores the traffic datum in a traffic data log file (17) according to the template data kept in the template data file for the data originating exchange. Preferably, the center comprises a table (32) for keeping a code upon completion of renewal of the center template data for the change originating exchange until the center template data are again updated for the exchange in question. With reference to the code, the central processor loads the traffic data log file with the traffic data transmitted from the change originating exchange which is the data originating exchange in this event.
    • 在通信网络的每个交换机(12)中,模板数据存储器(31)根据交换机上应该监视哪个业务数据来保持“交换”模板数据。 在网络的中心(11)中,模板数据文件(33)将网络的各交换机的模板数据的副本保存为“中心”模板数据。 当交换模板数据的变化从“更改”始发交换发送到中心时,中央处理器(13)相应地为发端交换机更新中心模板数据。 业务数据从相应的交换机发送到中心,而没有交换模板数据。 当这样的业务数据从“数据”发起交换机发送到中心时,中央处理器根据保存在用于数据发起交换机的模板数据文件中的模板数据将业务数据存储在业务数据日志文件(17)中 。 优选地,中心包括用于在修改始发交换机的中心模板数据的更新完成之后保持代码的表(32),直到中心模板数据被再次更新以用于所讨论的交换机。 参考该代码,中央处理器将交通数据日志文件与在此事件中作为数据发起交换机的更改发起交换机传输的流量数据进行加载。
    • 76. 发明授权
    • Semiconductor memory device
    • 半导体存储器件
    • US4250569A
    • 1981-02-10
    • US960917
    • 1978-11-15
    • Nobuo SasakiMoto'o NakanoYasuo KobayashiTakashi Iwai
    • Nobuo SasakiMoto'o NakanoYasuo KobayashiTakashi Iwai
    • H01L27/108G11C11/40
    • H01L27/108
    • Disclosed is a semiconductor memory device using semiconductor memory elements as memory cells. Each semiconductor memory element is provided with a semiconductor region having a particular conductivity type, a source region and a drain region both having opposite conductivity type and both being located adjacent to the semiconductor region, one on each side of the semiconductor region, so that the semiconductor region functions as a separator between the source region and the drain region, and a gate electrode which is provided over the surface of the semiconductor region on a dielectric insulation film. In the semiconductor memory device, information is written in the semiconductor memory element by injecting electric charges into the semiconductor region, and the written information is read by detecting a variation of the electrical conductance on the surface of the semiconductor region due to the injection of electric charges.
    • 公开了使用半导体存储元件作为存储单元的半导体存储器件。 每个半导体存储元件设置有具有特定导电类型的半导体区域,源极区域和漏极区域,其具有相反的导电类型并且都位于与半导体区域相邻的位置,在半导体区域的每一侧上一个, 半导体区域用作源极区域和漏极区域之间的隔膜,以及设置在电介质绝缘膜上的半导体区域的表面上的栅极电极。 在半导体存储器件中,通过向半导体区域注入电荷将信息写入到半导体存储元件中,并且通过检测由于电注入而导致的半导体区域表面上的导电性的变化来读取写入信息 收费。