会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 71. 发明授权
    • Semiconductor test system with self-inspection of memory repair analysis
    • 半导体测试系统具有自检内存修复分析
    • US07890820B2
    • 2011-02-15
    • US12585016
    • 2009-09-01
    • Chia-Ching Peng
    • Chia-Ching Peng
    • G11C29/00
    • G11C29/44G11C29/02G11C29/4401
    • A semiconductor test system with self-inspection of memory repair analysis is disclosed, comprising a memory repair analysis device, an analysis fail memory and a self-inspection controller. The self-inspection controller controls storing a set of simulated fail bit addresses and a set of simulated repair line addresses, provided from outside, into the analysis fail memory in advance, controls the memory repair analysis device to execute a particular repair analysis operation with respect to the set of simulated fail bit addresses to produce repair line address information, and compares the repair line address information, obtained after calculation, directly with the set of simulated repair line addresses in the analysis fail memory. Thus, before physically proceeding with the operation of testing, the invention is capable of self-inspecting if there is an abnormal condition of the memory repair analysis device and the analysis fail memory contained therein.
    • 公开了一种具有记忆修复分析自检的半导体测试系统,包括存储器修复分析设备,分析失败存储器和自检控制器。 自检控制器控制存储从外部提供的一组模拟故障位地址和一组模拟修复线地址到预先分析故障存储器中,控制存储器修复分析设备执行特定的修复分析操作 到一组模拟故障位地址以产生修理线地址信息,并将计算后获得的修复线地址信息与分析失败存储器中的一组模拟维修线地址直接进行比较。 因此,在物理进行测试操作之前,如果存储器修复分析装置的异常状况和其中包含的分析失败存储器,本发明能够进行自检。
    • 72. 发明申请
    • Semiconductor test system with self-inspection of electrical channel
    • 半导体测试系统具有电气通道的自检功能
    • US20100204949A1
    • 2010-08-12
    • US12457815
    • 2009-06-23
    • Chung Lung Chang
    • Chung Lung Chang
    • G01R31/02G06F19/00
    • G01R31/024G01R31/2889G01R35/00
    • A semiconductor test system with self-inspection of an electrical channel is disclosed, which comprises a tester head, a plurality of parameter detection units and a self-inspection controller. The tester head includes a plurality of pin electronics cards inserted therein, in which the plurality of pin electronics cards contain a plurality of power channels, a plurality of I/O channels and a plurality of drive channels. The self-inspection controller outputs different inspection signals respectively to each power channel, each I/O channel and each drive channel. Then, the plurality of parameter detection units detect response signals respectively produced by each power channel, each I/O channel and each drive channel in response to the inspection signals respectively received thereby, and the response signals are judged by the self-inspection controller. Thus, the invention is capable of self-inspecting each electrical channel if it is in a normal condition, either in an open or short circuit, or if there exists a leakage condition.
    • 公开了一种具有电通道自检的半导体测试系统,其包括测试头,多个参数检测单元和自检控制器。 测试器头包括插入其中的多个引脚电子卡,其中多个引脚电子卡包含多个功率通道,多个I / O通道和多个驱动通道。 自检控制器分别向每个电源通道,每个I / O通道和每个驱动通道输出不同的检查信号。 然后,多个参数检测单元响应于由其分别接收到的检查信号,检测由各个功率信道,每个I / O通道和每个驱动通道分别产生的响应信号,并且响应信号由自检控制器判断。 因此,本发明能够在开路或短路中处于正常状态时,或者如果存在泄漏状况,则能够对每个电气通道进行自检。
    • 73. 发明申请
    • Semiconductor test system with self-inspection of electrical channel for Pogo tower
    • 用于Pogo塔电气通道自检的半导体测试系统
    • US20100201392A1
    • 2010-08-12
    • US12458439
    • 2009-07-13
    • Chung Lung Chang
    • Chung Lung Chang
    • G01R31/02G01R31/26
    • G01R35/00G01R31/024G01R31/2889
    • A semiconductor test system with self-inspection of an electrical channel for a Pogo tower is disclosed, which provides a short board and closed loops are formed respectively by providing various kinds of contacts to correspondingly electrically contact various kinds of Pogo pins in the Pogo tower on a load board. A self-inspection controller outputs different inspection signals, through the above-mentioned closed loops, respectively to each power channel, each I/O channel and each drive channel, and a plurality of parameter detection units detect response signals, and the response signals are judged by the self-inspection controller. Based on it, before inspecting a wafer to be tested, the invention is capable of self-inspecting each electrical channel and each Pogo pin on the Pogo tower to see if they are respectively in a normal condition, either in an open or short circuit, or if there exists a leakage condition.
    • 公开了一种用于Pogo塔的电气通道自检的半导体测试系统,其提供短板,并且分别通过提供各种触点形成闭环,以相应地电接触Pogo塔中的各种Pogo引脚 一个装载板。 自检控制器通过上述闭环分别向每个电源通道,每个I / O通道和每个驱动通道输出不同的检查信号,多个参数检测单元检测响应信号,响应信号为 由自检控制员判断。 基于此,在检查要测试的晶片之前,本发明能够自我检查Pogo塔上的每个电气通道和每个Pogo引脚,以查看它们是否处于正常状态,无论是开路还是短路, 或者如果存在泄漏状况。
    • 75. 发明申请
    • Multi-axes inker
    • 多轴上墨机
    • US20070074633A1
    • 2007-04-05
    • US11296303
    • 2005-12-08
    • Johnny Dai
    • Johnny Dai
    • B41F17/36B41F17/00
    • H01L21/67282
    • An inker is usually used in electrical properties testing processes to mark the defective dies of the semiconductor wafer. However, the conventional inker having only one axis will be shaken during working time, resulting in making a mistake of marking the wrong dies. The present invention discloses a multi-axes inker to fix the problem. Another axis is added to the conventional inker. The new axis can help in restricting the original axis, so that the inker is stable and can mark the right dies without a mistake.
    • 在电性能测试过程中通常使用墨水标记半导体晶片的有缺陷的裸片。 然而,仅具有一个轴的常规墨水器在工作时间将被摇动,导致错误地标记错误的模具。 本发明公开了一种用于解决问题的多轴上墨机。 另一个轴被添加到常规的打印机。 新轴可以帮助限制原始轴,从而使墨迹稳定,可以标记正确的模具,而不会出错。