专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

51. 发明公开

US20240097696A1 Channel Circuit with Asynchronous Sampling from an Oversampled Analog-to-Digital Converter 审中-公开
公开(公告)号：US20240097696A1
公开(公告)日：2024-03-21
申请号：US18354138
申请日：2023-07-18
申请人： Western Digital Technologies, Inc.
发明人： Richard Galbraith , Michael J. Ross , Weldon M. Hanson , John T. Contreras , Iouri Oboukhov , Niranjay Ravindran , Pradhan Bellam , Derrick E. Burton
IPC分类号： H03M1/20 , H03M1/06 , H03M1/12
CPC分类号： H03M1/207 , H03M1/0629 , H03M1/1245
摘要： Example channel circuits, data storage devices, and methods for asynchronous sampling from an oversampled analog-to-digital converter are described. The channel circuit may include an analog-to-digital converter configured to generate an oversampled digital signal from an analog data signal using a sample rate that is an integer multiple of the baud rate of the channel circuit. A digital sample interpolator may then interpolate interpolated digital signal values from multiple signal values of the oversampled digital signal and select values at baud rate to generate a baud rate digital signal. The baud rate digital signal may be used by an iterative detector in a timing loop and, once a target timing is achieved, for the iterative detector to detect data bits from the interpolated digital signal.

52. 发明授权

US09933276B2 Method and apparatus for encoder interpolation 有权
公开(公告)号：US09933276B2
公开(公告)日：2018-04-03
申请号：US15475829
申请日：2017-03-31
申请人： Delta Tau Data Systems, Inc.
发明人： Curtis Wilson , William Olson
IPC分类号： H03M1/48 , G01D5/00 , H03M1/20 , G01D5/244
CPC分类号： G01D5/00 , G01D5/24476 , H03M1/207
摘要： Methods and apparatus disclosed herein implement or otherwise embody a technique that compensates for cyclic position errors in encoder-based position detection, wherein the cyclic position errors arise from the presence of harmonic components in the encoder signals relied upon for position determination. Using position-domain compensation for errors arising in the encoder domain offers computational simplicity and impressive compensation performance, even when compensating for a plurality of higher harmonics in the encoder signals, e.g., third harmonic, fifth harmonic, etc. Consequently, even high-precision position monitoring or control can use relatively inexpensive types of encoders known to output encoder signals having significant harmonic components.

53. 发明授权

US08675330B2 Safety switching device for setting a safety-related device to a safe state 有权
标题翻译：安全切换装置，用于将安全相关装置设置到安全状态
公开(公告)号：US08675330B2
公开(公告)日：2014-03-18
申请号：US13555286
申请日：2012-07-23
申请人： Andre Korrek
发明人： Andre Korrek
IPC分类号： H02H3/00 , H02H7/00 , H02H9/02
CPC分类号： G05B9/02 , H01H9/542 , H01H47/002 , H01H51/005 , H02P23/24 , H03M1/12 , H03M1/207
摘要： A safety switching device, with which a safety-related device, can be set into a safe state. The safety switching device has a microprocessor or microcontroller, which can set an electric drive to be protected into a safe state both if an emergency circuit breaker, protective door switch, and/or two-hand switch is activated and also if there is faulty operation of the safety-related device or electric drive. For this purpose, the microprocessor is implemented such that it can determine from at least one analog signal to be measured whether a predetermined parameter lies outside a predetermined operating range. In addition, the microprocessor can be a component of a safety device which is constructed for multiple-channel control of a safety-related electric drive. In this way, the safety switching device can respond to several safety functions independent of each other in order to set an electric drive into a safe state.
摘要翻译：安全开关装置，安全装置可以安装在安全状态。安全开关装置具有微处理器或微控制器，其可以将电驱动器设置为保护状态，如果紧急断路器，保护门开关和/或双手开关被激活，并且还存在故障操作的安全相关设备或电力驱动器。为此，微处理器被实现为使得其可以根据要测量的至少一个模拟信号来确定预定参数是否位于预定操作范围之外。此外，微处理器可以是安全装置的组件，其被构造用于对安全相关电驱动器的多通道控制。以这种方式，安全切换装置可以对彼此独立的多个安全功能进行响应，以将电力驱动器设置为安全状态。

54. 发明授权

US08363371B2 Safety switching device for setting a safety-related device to a safe state 有权
标题翻译：安全切换装置，用于将安全相关装置设置到安全状态
公开(公告)号：US08363371B2
公开(公告)日：2013-01-29
申请号：US11915326
申请日：2006-07-28
申请人： Andre Korrek
发明人： Andre Korrek
IPC分类号： H02H3/08 , H02H9/02
CPC分类号： G05B9/02 , H01H9/542 , H01H47/002 , H01H51/005 , H02P23/24 , H03M1/12 , H03M1/207
摘要： A safety switching device, with which a safety-related device, can be set into a safe state. The safety switching device has a microprocessor or microcontroller, which can set an electric drive to be protected into a safe state both if an emergency circuit breaker, protective door switch, and/or two-hand switch is activated and also if there is faulty operation of the safety-related device or electric drive. For this purpose, the microprocessor is implemented such that it can determine from at least one analog signal to be measured whether a predetermined parameter lies outside a predetermined operating range. In addition, the microprocessor can be a component of a safety device which is constructed for multiple-channel control of a safety-related electric drive. In this way, the safety switching device can respond to several safety functions independent of each other in order to set an electric drive into a safe state.
摘要翻译：安全开关装置，安全装置可以安装在安全状态。安全开关装置具有微处理器或微控制器，其可以将电驱动器设置为保护状态，如果紧急断路器，保护门开关和/或双手开关被激活，并且还存在故障操作的安全相关设备或电力驱动器。为此，微处理器被实现为使得其可以根据要测量的至少一个模拟信号来确定预定参数是否位于预定操作范围之外。此外，微处理器可以是安全装置的组件，其被构造用于对安全相关电驱动器的多通道控制。以这种方式，安全切换装置可以对彼此独立的多个安全功能进行响应，以将电力驱动器设置为安全状态。

55. 发明申请

US20120194221A1 ADVANCED CONVERTERS FOR MEMORY CELL SENSING AND METHODS 有权
标题翻译：用于记忆细胞感测的高级转换器和方法
公开(公告)号：US20120194221A1
公开(公告)日：2012-08-02
申请号：US13019873
申请日：2011-02-02
申请人： Larry J. Koudele , Robert B. Eisenhuth
发明人： Larry J. Koudele , Robert B. Eisenhuth
IPC分类号： H03K5/19
CPC分类号： H04L7/0331 , G04F10/005 , G06F11/0793 , G11C11/4076 , G11C11/5642 , G11C29/02 , G11C29/12015 , G11C2211/5644 , H03M1/207 , H03M1/54
摘要： A counter configuration operates in cooperation with a delay configuration such that the counter configuration counts an input interval based on a given clock speed and a given clock interval while the delay configuration provides an enhanced data output that is greater than what would otherwise be provided by the given clock speed. The counter configuration counts responsive to a selected edge in the clock interval. An apparatus in the form of a correction arrangement and an associated method are configured to monitor at least the delay configuration output for detecting a particular time relationship between an endpoint of the input interval and a nearest occurrence of the selected clock edge in the given clock signal that is indicative of at least a potential error in the enhanced data output and determining if the potential error is an actual error for subsequent use in correcting the enhanced data output.
摘要翻译：计数器配置与延迟配置协同工作，使得计数器配置基于给定的时钟速度和给定的时钟间隔对输入间隔进行计数，而延迟配置提供的增强数据输出大于由给定时钟速度。计数器配置响应于时钟间隔中的选定边沿计数。校正装置和相关方法形式的装置被配置为至少监视延迟配置输出，用于检测输入间隔的端点与给定时钟信号中所选择的时钟沿的最近出现之间的特定时间关系这表明增强数据输出中至少存在潜在的错误，并且确定潜在误差是否是后续用于校正增强数据输出的实际误差。

56. 发明授权

US07999716B2 Analog-digital conversion circuit, timing signal generating circuit, and control device 失效
标题翻译：模拟数字转换电路，定时信号发生电路和控制装置
公开(公告)号：US07999716B2
公开(公告)日：2011-08-16
申请号：US12444126
申请日：2007-08-22
申请人： Fujio Kurokawa
发明人： Fujio Kurokawa
IPC分类号： H03M1/60
CPC分类号： H03M1/207 , H03M1/60 , H03M1/661 , H03M1/86
摘要： There are provided an analog-digital converter circuit capable of performing the same degree of operation as being performed at a high-frequency oscillation pulse using a low-frequency oscillation pulse without using the high-frequency oscillation pulse, a timing signal generating circuit generating a timing signal at the high frequency, and a control device using the circuits. In an analog-digital converter circuit, a periodic signal generating circuit allows the first to j-th pulse counting devices of the N pulse counting devices to count a count value X and allows the other pulse counting devices to count a count value X−1 in each sampling period by sequentially generating N serial periodic signals at a delay time interval of [approximate value of one period (T) of periodic signals]÷N. A digital signal generating circuit converts the analog signal to the digital signal.
摘要翻译：提供了一种模数转换器电路，其能够执行与在不使用高频振荡脉冲的情况下使用低频振荡脉冲在高频振荡脉冲下执行的相同操作的程度，定时信号产生电路产生高频定时信号，以及使用该电路的控制装置。在模拟数字转换器电路中，周期信号发生电路允许N个脉冲计数装置的第一至第j个脉冲计数装置对计数值X进行计数，并允许其它脉冲计数装置对计数值X-1进行计数在每个采样周期通过以[周期信号]的一个周期（T）的近似值]÷N的延迟时间间隔依次产生N个串行周期信号。数字信号发生电路将模拟信号转换成数字信号。

57. 发明授权

US07460661B2 Method and means for increasing inherent channel capacity for wired network 失效
标题翻译：增加有线网络固有信道容量的方法和手段
公开(公告)号：US07460661B2
公开(公告)日：2008-12-02
申请号：US10793251
申请日：2004-03-05
申请人： Harry B. Smith
发明人： Harry B. Smith
IPC分类号： H04M1/00 , H04M9/00
CPC分类号： H03M1/207
摘要： A receive system providing enhanced Signal to Noise performance is applicable to a wide variety of applications including both wireless and wireline systems which further include internet type communications. Received signals are converted to digital values and stored in a manner which enables subsequent processing directed to improving the resolution of the received signals and to reduce the associated noise corresponding to the received data samples. The Signal-to-Noise ratio of the received data signals is improved as a result of processing techniques made possible by the digitally stored nature of the received data and a unique iterative data processing method.
摘要翻译：提供增强的信号噪声性能的接收系统适用于各种应用，包括无线和有线系统，其进一步包括互联网类型的通信。接收的信号被转换成数字值并以使得能够进行后续处理以改进接收到的信号的分辨率并且减少对应于所接收的数据样本的相关噪声的方式存储。接收到的数据信号的信噪比由于通过接收数据的数字存储性质和独特的迭代数据处理方法使得处理技术的结果得到改善。

58. 发明申请

US20080225457A1 Safety Switching Device for Setting a Safety-Related Device to a Safe State 有权
标题翻译：用于将安全相关设备设置为安全状态的安全切换装置
公开(公告)号：US20080225457A1
公开(公告)日：2008-09-18
申请号：US11915326
申请日：2006-07-28
申请人： Andre Korrek
发明人： Andre Korrek
IPC分类号： H02H3/00
CPC分类号： G05B9/02 , H01H9/542 , H01H47/002 , H01H51/005 , H02P23/24 , H03M1/12 , H03M1/207
摘要： The invention relates to a safety switching device, with which a safety-related device, preferably an electric drive, can be set into a safe state. The safety switching device (900) has a microprocessor or microcontroller (822), which can set, for example, an electric drive to be protected into a safe state both if an emergency circuit breaker, protective door switch, and/or two-hand switch is activated and also if there is faulty operation of the safety-related device or electric drive. For this purpose, the microprocessor (822) is preferably implemented such that it can determine from at least one analog signal to be measured whether a predetermined parameter, preferably the amplitude of the analog signal, lies outside a predetermined operating range. In addition, the microprocessor (822) can be a component of a safety device (810) which is constructed for multiple-channel control of a safety-related electric drive. In this way, the safety switching device (900) can respond to several safety functions independent of each other in order to set an electric drive into a safe state. In addition, for such a compact safety switching device, the risk of a wiring error relative to known measures is significantly reduced.
摘要翻译：本发明涉及一种安全开关装置，通过该安全开关装置，可以将安全装置，优选地电驱动装置设置成安全状态。安全切换装置（900）具有微处理器或微控制器（822），其可以将例如被保护的电驱动器设置为安全状态，如果紧急断路器，保护门开关和/或双手开关被激活，并且如果安全相关设备或电驱动器出现故障。为此，微处理器（822）优选地被实现为使得其可以从要被测量的至少一个模拟信号确定预定参数（优选地，模拟信号的幅度）是否位于预定操作范围之外。此外，微处理器（822）可以是安全装置（810）的组件，其被构造用于安全相关的电驱动器的多通道控制。以这种方式，安全切换装置（900）可以对彼此独立的若干安全功能作出响应，以将电力驱动器设置为安全状态。此外，对于这种紧凑的安全开关装置，相对于已知措施的布线误差的风险显着降低。

59. 发明授权

US07352293B1 Multi-mode encoder output generator 失效
标题翻译：多模式编码器输出发生器
公开(公告)号：US07352293B1
公开(公告)日：2008-04-01
申请号：US11739079
申请日：2007-04-23
申请人： David A. Rehmann
发明人： David A. Rehmann
IPC分类号： H03M1/22
CPC分类号： H03M1/207 , G01D5/24404 , G01D5/24414 , H03M1/303
摘要： Various apparatus and methods of a multi-mode encoder output generator are disclosed.
摘要翻译：公开了多模式编码器输出发生器的各种装置和方法。

60. 发明申请

US20070035417A1 METHOD AND CIRCUIT FOR INTERPOLATING ENCODER OUTPUT 失效
标题翻译：插入编码器输出的方法和电路
公开(公告)号：US20070035417A1
公开(公告)日：2007-02-15
申请号：US11461556
申请日：2006-08-01
申请人： Tetsuro Kiriyama , Ryuichi Koiso , Toshirou Yoshinaka
发明人： Tetsuro Kiriyama , Ryuichi Koiso , Toshirou Yoshinaka
IPC分类号： H03M1/22
CPC分类号： H03M1/207 , G01D5/24404 , H03M1/303
摘要： Two-phase sinusoidal signals QA, QB output from an encoder are interpolated by sample-and-hold (S/H) circuits and A/D conversion (ADC) circuits, and data D is output in accordance with a data request signal RQ from exterior. For this interpolation of encoder output, a direction discrimination up/down counter is arranged near a two-phase square-wave uniform pulse generating circuit, and the data D is latched and output using a signal which is obtained by delaying the data request signal RQ. This can reduce synchronization errors between the data request signal RQ from exterior and the interpolated data, with an improvement in dynamic precision.
摘要翻译：通过采样保持（S / H）电路和A / D转换（ADC）电路对编码器输出的两相正弦信号QA，QB进行内插，并根据数据请求信号RQ输出数据D 外观。对于编码器输出的插值，在两相方波均匀脉冲发生电路附近设置方向鉴别向上/向下计数器，并且使用通过延迟数据请求信号RQ获得的信号来锁存和输出数据D 。这可以减少来自外部的数据请求信号RQ和内插数据之间的同步误差，同时具有动态精度的提高。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式