专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

51. 发明授权

US06836479B1 Variable length packet communication device 失效
标题翻译：可变长度分组通信设备
公开(公告)号：US06836479B1
公开(公告)日：2004-12-28
申请号：US09362134
申请日：1999-07-28
申请人： Kenichi Sakamoto , Nobuhito Matsuyama , Takeshi Aimoto , Noboru Endo , Koji Wakayama , Norihiko Moriwaki
发明人： Kenichi Sakamoto , Nobuhito Matsuyama , Takeshi Aimoto , Noboru Endo , Koji Wakayama , Norihiko Moriwaki
IPC分类号： H04L1228
CPC分类号： H04L49/30 , H04L12/5601 , H04L45/302 , H04L45/60 , H04L49/101 , H04L49/20 , H04L49/254 , H04L49/3009 , H04L49/3018 , H04L49/3027 , H04L49/508 , H04L49/608 , H04L2012/5651 , H04L2012/5652 , H04L2012/5681
摘要： An input interface segments a variable length packet into plurality of fixed length cells and generates an internal switching information based on the header information of the variable length packet. The input interface transmits the information to a switch and, after that, transmits the cells as the following cells of the information to the switch. The switch performs switching processing to the succeeding cells based on the information. Therefore, the information is not added to the cells. When an input interface starts to transmit cells generated from a packet to its destination output interface through the switch, the switch is reserved until all the cells arrive at the output interfaces.
摘要翻译：输入接口将可变长度分组划分成多个固定长度单元，并且基于可变长度分组的报头信息生成内部切换信息。输入接口将信息发送给交换机，然后将信元作为信息的下列单元发送给交换机。交换机根据该信息对后续的小区进行切换处理。因此，信息不会添加到单元格中。当输入接口开始通过交换机将从数据包生成的单元传输到其目标输出接口时，保留交换机直到所有单元到达输出接口。

52. 发明授权

US06611527B1 Packet switching apparatus with a common buffer 失效
标题翻译：具有公共缓冲区的分组交换设备
公开(公告)号：US06611527B1
公开(公告)日：2003-08-26
申请号：US09497210
申请日：2000-02-03
申请人： Norihiko Moriwaki , Mitsuhiro Wada , Takahiko Kozaki , Hiroaki Kasahara
发明人： Norihiko Moriwaki , Mitsuhiro Wada , Takahiko Kozaki , Hiroaki Kasahara
IPC分类号： H04L1228
CPC分类号： H04L12/5601 , H04L49/108 , H04L49/608 , H04L2012/5651 , H04L2012/5679 , H04L2012/5681 , H04L2012/5684
摘要： A plurality of address chains are assigned to each of such flows as output lines, priority control, etc. in the address management carried out in a switch with a shared buffer. Each of the address chains has a write address register 20 and a read address register 30. The switch is also provided with a distributive pointer 22 for distributing cells in a flow to a plurality of address chains and a write address register selector 21, as well as a read pointer 32 for reading packets from a plurality of the address chains and a read address register selector 31 so as to read the packets through a pipeline with use of those plural address chains.
摘要翻译：在具有共享缓冲器的交换机中执行的地址管理中，将多个地址链分配给每个这样的流作为输出线，优先级控制等。每个地址链具有写入地址寄存器20和读取地址寄存器30.开关还具有分配指示器22，用于将流中的单元分配到多个地址链和写入地址寄存器选择器21 作为用于从多个地址链读取分组的读指针32和读地址寄存器选择器31，以便通过使用这些多个地址链的流水线读取分组。

53. 发明授权

US06507584B1 ATM switch 失效
标题翻译： ATM交换机
公开(公告)号：US06507584B1
公开(公告)日：2003-01-14
申请号：US09193414
申请日：1998-11-18
申请人： Norihiko Moriwaki , Takahiko Kozaki , Takaaki Toyama , Mitsuhiro Wada , Yozo Oguri
发明人： Norihiko Moriwaki , Takahiko Kozaki , Takaaki Toyama , Mitsuhiro Wada , Yozo Oguri
IPC分类号： H04L1228
CPC分类号： H04L12/5601 , H04L49/153 , H04L49/1538 , H04L49/1576 , H04L49/255 , H04L49/3081 , H04L49/455 , H04L2012/565 , H04L2012/5681 , H04Q11/0478
摘要： An ATM switch that can be expanded to form a large scale ATM switch with minimal hardware additions. The ATM switch includes a plurality of ATM switch units arranged in parallel, a plurality of cell distributors arranged on the input side of the ATM switch units, and a plurality of cell assemblers arranged on the output side of the ATM switch units. Each of the cell distributors distributes ATM cells received from a plurality of incoming highways to a buffer memory having a plurality of queues corresponding to the output ports of the ATM switch units, namely destinations of the ATM cells, and stores the ATM cells to the queues in the buffer memory. Each cell distributor reads ATM cells having the same destination information, and outputs such ATM cells to respective ones of the ATM switch units in parallel. Each of the ATM switch units independently exchanges the received ATM cell in parallel with the other ATM switch units. Each of the cell assemblers multiplexes ATM cells received from the ATM switch units in a manner to preserve the time sequential order of the ATM cells, and outputs the ATM cells to one of a plurality of outgoing highways. A desired increase in the capacity of the ATM switch is implemented by adding an ATM switch unit between the cell distributors and the cell assemblers, thereby allowing for an increase in hardware in proportion to the desired increase in capacity.
摘要翻译：一个ATM交换机，可以扩展，形成一个大型ATM交换机，最少的硬件添加。 ATM交换机包括并行布置的多个ATM交换单元，布置在ATM交换单元的输入侧的多个单元分配器，以及布置在ATM交换单元的输出侧的多个单元汇编器。每个小区分配器将从多个入站高速公路接收的ATM信元分配到具有对应于ATM交换单元的输出端口的多个队列的缓冲存储器，即ATM信元的目的地，并将ATM信元存储到队列在缓冲存储器中。每个单元分配器读取具有相同目的地信息的ATM信元，并且将这些ATM信元并行地输出到相应的ATM交换单元。每个ATM交换单元与其他ATM交换单元并行地独立地交换所接收的ATM信元。每个小区装配器以保持ATM信元的时间顺序的方式复用从ATM交换机单元接收的ATM信元，并将ATM信元输出到多个输出高速公路中的一个。通过在单元分配器和单元组装器之间添加ATM交换单元来实现ATM交换机的容量的期望的增加，从而允许与期望的容量增加成比例地增加硬件。

54. 发明授权

US06185212B2 ATM cell processing apparatus 失效
标题翻译： ATM信元处理装置
公开(公告)号：US06185212B2
公开(公告)日：2001-02-06
申请号：US09056770
申请日：1998-04-08
申请人： Kenichi Sakamoto , Akio Makimoto , Akihiko Takase , Norihiko Moriwaki , Atsushi Kiuchi
发明人： Kenichi Sakamoto , Akio Makimoto , Akihiko Takase , Norihiko Moriwaki , Atsushi Kiuchi
IPC分类号： H04L1228
CPC分类号： H04L49/254 , H04L49/30 , H04L2012/5681
摘要： An ATM cell processing apparatus including a DRAM for a frame producing buffer of a frame producing unit. In order to absorb the anisotropy of the access rate of the DRAM access, the random access mode of the DRAM access is always used. To compensate a drop in access rate in this case, the DRAM is arranged is an array form and each cell is divided. Resultant partial cell data are written into and read from respective DRAM banks in order. As a result, a fast cell buffer having a large capacity can be formed. The present cell buffer can be applied to a FIFO and the like as well.
摘要翻译：一种ATM信元处理装置，包括用于帧产生单元的帧产生缓冲器的DRAM。为了吸收DRAM访问的访问速率的各向异性，始终使用DRAM访问的随机存取模式。为了补偿这种情况下的访问速率的下降，DRAM被排列成阵列形式，并且每个单元被分割。所产生的部分单元数据按顺序写入和从相应的DRAM存储体读取。结果，可以形成具有大容量的快速电池缓冲器。本单元缓冲器也可以应用于FIFO等。

55. 发明授权

US08671136B2 Sensor network system and data retrieval method for sensing data 有权
标题翻译：用于传感数据的传感器网络系统和数据检索方法
公开(公告)号：US08671136B2
公开(公告)日：2014-03-11
申请号：US11727039
申请日：2007-03-23
申请人： Norihiko Moriwaki , Toshiyuki Odaka
发明人： Norihiko Moriwaki , Toshiyuki Odaka
IPC分类号： G06F15/16 , G06F15/173
CPC分类号： G06Q10/06
摘要： A data retrieval method for sensing data for retrieving, from user terminals, data transmitted from a plurality of sensor nodes, the data retrieval method including: a step for storing in distributed servers the data sent from the plurality of sensor nodes, a step for setting information link pointers for indicating model names previously set and link pointers of data corresponding to the model names, a step for a management server connected through a network with the distributed servers and the user terminal to accept the reference requests for data acquired from the user terminals, and a step for the management server to acquire data from the distributed servers set as the information link pointers based on the data reference request from among the data stored in the distributed servers and to respond to the user terminal.
摘要翻译：一种用于感测数据的数据检索方法，用于从用户终端检索从多个传感器节点发送的数据，所述数据检索方法包括：在分布式服务器中存储从多个传感器节点发送的数据的步骤，用于设置用于指示先前设置的模型名称的信息链接指针，并且链接与模型名称对应的数据的链接指针，通过网络与分布式服务器和用户终端连接的管理服务器的步骤，以接受从用户终端获取的数据的参考请求以及用于管理服务器从存储在分布式服务器中的数据中的基于数据参考请求从分布式服务器获取数据作为信息链接指针的步骤，并且响应于用户终端。

56. 发明授权

US08290776B2 Meeting visualization system 有权
标题翻译：会议可视化系统
公开(公告)号：US08290776B2
公开(公告)日：2012-10-16
申请号：US12078520
申请日：2008-04-01
申请人： Norihiko Moriwaki , Nobuo Sato , Tsuneyuki Imaki , Toshihiko Kashiyama , Itaru Nishizawa , Masashi Egi
发明人： Norihiko Moriwaki , Nobuo Sato , Tsuneyuki Imaki , Toshihiko Kashiyama , Itaru Nishizawa , Masashi Egi
IPC分类号： G10L11/00
CPC分类号： G10L21/06 , G10L25/78
摘要： Voice of plural participants during a meeting is obtained and dialogue situations of the participants that change every second are displayed in real time, so that it is possible to provide a meeting visualization system for triggering more positive discussions. Voice data collected from plural voice collecting units associated with plural participants is processed by a voice processing server to extract speech information. The speech information is sequentially input to an aggregation server. A query process is performed for the speech information by a stream data processing unit of the aggregation server, so that activity data such as the accumulation value of speeches of the participants in the meeting is generated. A display processing unit visualizes and displays dialogue situations of the participants by using the sizes of circles and the thicknesses of lines on the basis of the activity data.
摘要翻译：在会议期间获得复数参与者的声音，并且实时显示每秒更改的参与者的对话情况，从而可以提供会议可视化系统以触发更积极的讨论。从与多个参与者相关联的多个语音收集单元收集的语音数据由语音处理服务器处理以提取语音信息。语音信息被顺序地输入到聚合服务器。通过聚合服务器的流数据处理单元对语音信息进行查询处理，从而生成活动数据，例如会议中的参与者的演讲的累积值。显示处理单元通过使用圆的大小和基于活动数据的线的厚度来可视化并显示参与者的对话情况。

57. 发明授权

US07869441B2 Variable length packet communication device 失效
标题翻译：可变长度分组通信设备
公开(公告)号：US07869441B2
公开(公告)日：2011-01-11
申请号：US10919393
申请日：2004-08-17
申请人： Kenichi Sakamoto , Nobuhito Matsuyama , Takeshi Aimoto , Noboru Endo , Koji Wakayama , Norihiko Moriwaki
发明人： Kenichi Sakamoto , Nobuhito Matsuyama , Takeshi Aimoto , Noboru Endo , Koji Wakayama , Norihiko Moriwaki
IPC分类号： H04L12/28
CPC分类号： H04L49/30 , H04L12/5601 , H04L45/302 , H04L45/60 , H04L49/101 , H04L49/20 , H04L49/254 , H04L49/3009 , H04L49/3018 , H04L49/3027 , H04L49/508 , H04L49/608 , H04L2012/5651 , H04L2012/5652 , H04L2012/5681
摘要： An input interface segments a variable length packet into plurality of fixed length cells and generates an internal switching information based on the header information of the variable length packet. The input interface transmits the information to a switch and, after that, transmits the cells as the following cells of the information to the switch. The switch performs switching processing to the succeeding cells based on the information. Therefore, the information is not added to the cells. When an input interface starts to transmit cells generated from a packet to its destination output interface through the switch, the switch is reserved until all the cells arrive at the output interfaces.
摘要翻译：输入接口将可变长度分组划分成多个固定长度单元，并且基于可变长度分组的报头信息生成内部切换信息。输入接口将信息发送给交换机，然后将信元作为信息的下列单元发送给交换机。交换机根据该信息对后续的小区进行切换处理。因此，信息不会添加到单元格中。当输入接口开始通过交换机将从数据包生成的单元传输到其目标输出接口时，保留交换机直到所有单元到达输出接口。

58. 发明授权

US07761532B2 Processing method for sensing data 有权
标题翻译：检测数据的处理方法
公开(公告)号：US07761532B2
公开(公告)日：2010-07-20
申请号：US11208641
申请日：2005-08-23
申请人： Norihiko Moriwaki
发明人： Norihiko Moriwaki
IPC分类号： G06F15/16
CPC分类号： G01D21/00
摘要： Detection of variations in a large quantity of sensing data connected to a network and prescribed processing corresponding to the variations are to be executed at high speed. An event-action controller for monitoring data collected from plural sensors and executing preset processing when the data has come to satisfy preset conditions includes an event-action entry search engine, an event-action table, a cache and a cache controller. The cache controller further includes a learning table for learning an arrival cycle of sensing data, a learning table controller, a cache access controller, a forwarding controller and time information.
摘要翻译：检测连接到网络的大量感测数据中的变化和对应于变化的规定处理将以高速执行。用于监视从多个传感器收集的数据并在数据达到预设条件时执行预设处理的事件动作控制器包括事件动作条目搜索引擎，事件动作表，高速缓存和高速缓存控制器。高速缓存控制器还包括用于学习感测数据的到达周期的学习表，学习表控制器，高速缓存存取控制器，转发控制器和时间信息。

59. 发明申请

US20070299956A1 SENSOR NETWORK SYSTEM, GATEWAY NODE, AND METHOD FOR RELAYING DATA OF SENSOR NETWORK SYSTEM 审中-公开
标题翻译：传感器网络系统，网关节点和传感器网络系统数据传输方法
公开(公告)号：US20070299956A1
公开(公告)日：2007-12-27
申请号：US11566367
申请日：2006-12-04
申请人： Toshiyuki Odaka , Norihiko Moriwaki , Minoru Ogushi , Koji Ara
发明人： Toshiyuki Odaka , Norihiko Moriwaki , Minoru Ogushi , Koji Ara
IPC分类号： G06F15/173
CPC分类号： H04L12/2825 , H04L67/12 , H04L67/28 , H04L67/2823 , H04L2012/2841
摘要： Provided is a method for transferring data of a sensor network system in which communication is made with multiple sensor nodes SN1s connected via a wireless network to transmit sensing data measured by the sensor nodes SN1s to a server SNS connected via a wired network. The method includes: receiving the sensing data from each of the sensor nodes SN1s (S1); adding meaning information that corresponds to a measurement value contained in the sensing data to the sensing data (S2, S5); and transmitting the sensing data to which the meaning information is added to the server SNS (S6). Accordingly, data of the sensor nodes are efficiently used by multiple applications while effectively using a reduced resource for wireless communication.
摘要翻译：提供了一种用于传送传感器网络系统的数据的方法，其中通过经由无线网络连接的多个传感器节点SN 1进行通信，以将由传感器节点SN 1 s测量的感测数据传输到经由有线网络连接的服务器SNS 。该方法包括：从每个传感器节点SN 1 s（S1）接收感测数据; 将对应于感测数据中包含的测量值的含义信息添加到感测数据（S 2，S 5）; 并向服务器SNS发送添加有意义信息的感测数据（S 6）。因此，传感器节点的数据由多个应用有效地使用，同时有效地使用减少的资源进行无线通信。

60. 发明授权

US07298752B2 Packet communication device 有权
标题翻译：分组通信设备
公开(公告)号：US07298752B2
公开(公告)日：2007-11-20
申请号：US10339340
申请日：2003-01-10
申请人： Norihiko Moriwaki , Koji Wakayama
发明人： Norihiko Moriwaki , Koji Wakayama
IPC分类号： H04L12/28 , G06F15/173
CPC分类号： H04L49/3009 , H04L49/1523 , H04L49/254 , H04L49/50
摘要： A reliable packet communication device capable of flexibly adding new functions. A packet communication device is composed of multiple interface elements (IFEs), switching elements (SWE) connecting these IFEs, and a routing manager element (RME) and may also if necessary comprise special functional packet processors (xFPs) capable of different special functions. The interface element and special functional packet processor are connected by a logical bus. For the purpose of connecting the interface elements and special functional packet processors through the switching element when the logical bus has a failure, the logical bus data format is made identical to the data format for passing data through the switch element and a selection circuit is installed in the interface element for selectively sending and receiving data to/from either the logical bus or the switching element.
摘要翻译：一种能够灵活增加新功能的可靠的分组通信设备。分组通信设备由多个接口元件（IFE），连接这些IFE的交换元件（SWE）和路由选择管理器元件（RME）组成，并且如果需要，还可以包括能够具有不同特殊功能的特殊功能分组处理器（xFP）。接口元件和特殊功能包处理器通过逻辑总线连接。为了在逻辑总线发生故障时通过开关元件连接接口元件和特殊功能分组处理器，逻辑总线数据格式与用于通过开关元件传递数据的数据格式相同，并且安装选择电路在接口元件中用于选择性地向/从逻辑总线或开关元件发送和接收数据。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式