专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明授权

US09417959B2 Flash device and operating method thereof 有权
标题翻译：闪光装置及其操作方法
公开(公告)号：US09417959B2
公开(公告)日：2016-08-16
申请号：US14059615
申请日：2013-10-22
申请人： Silicon Motion, Inc.
发明人： Li-Shuo Hsiao
IPC分类号： G06F11/10
CPC分类号： G06F11/1068 , G06F2212/7209
摘要： A flash device is provided. A flash memory includes a plurality of pages. A controller coupled to the flash memory includes an operating unit, an error correction code (ECC) decoder and a processing unit. The operating unit receives a plurality of bytes of the page which are from the flash memory and corresponding to a read command, and obtains an operating result according to a logic level of each bit of each of the bytes. The ECC decoder decodes the bytes of the page according to an ECC code. The processing unit determines whether the page is valid data according to the decoded bytes, and determines whether the page is an empty page according to the operating result when the page is not the valid data.
摘要翻译：提供闪光灯装置。闪存包括多页。耦合到闪速存储器的控制器包括操作单元，纠错码（ECC）解码器和处理单元。操作单元接收来自闪存并且对应于读取命令的页面的多个字节，并且根据每个字节的每个位的逻辑电平获得操作结果。 ECC解码器根据ECC码解码页面的字节。处理单元根据解码的字节确定页面是否为有效数据，并且当页面不是有效数据时根据操作结果确定页面是否是空页面。

42. 发明申请

US20160232383A1 METHOD AND SYSTEM FOR PERFORMING SECURE I/O OPERATION IN A PLUGGABLE FLASH STORAGE DEVICE 有权
标题翻译：用于在可插拔闪存存储设备中执行安全I / O操作的方法和系统
公开(公告)号：US20160232383A1
公开(公告)日：2016-08-11
申请号：US14664005
申请日：2015-03-20
申请人： Madhukar Gunjan Chakhaiyar
发明人： Madhukar Gunjan Chakhaiyar
IPC分类号： G06F21/85 , G06F21/31 , G06F12/14 , G06F21/60 , G06F21/78 , G06F3/06 , G06F21/44
CPC分类号： G06F21/85 , G06F3/0622 , G06F3/0637 , G06F3/0638 , G06F3/0679 , G06F12/0246 , G06F21/31 , G06F21/445 , G06F21/79 , G06F2212/7209
摘要： The present disclosure relates to a method and a system for performing secure read/write operations in the pluggable flash storage device. In one embodiment, a request for at least writing and reading of data in/from the pluggable flash storage device is received. Upon receiving the request for writing data, the storage device is authenticated based on a predetermined signature of the pluggable flash storage device. Upon authenticating the storage device, the at least one of user and the storage controller who made the request is also authenticated and write operation is performed based on successful authentication of the at least one of the user and the storage controller. By way of establishing secure communication between the storage device and the user or the storage controller during the read/write operation the hacking of the data in the storage device or use of the storage device with wrong intent is avoided.
摘要翻译：本公开涉及一种用于在可插拔闪存存储设备中执行安全读/写操作的方法和系统。在一个实施例中，接收至少写入和读取可插拔闪存存储设备中的数据的请求。在接收到写入数据的请求时，基于可插拔闪存存储设备的预定签名对存储设备进行认证。在认证存储装置时，进行请求的用户和存储控制器中的至少一个也被认证，并且基于用户和存储控制器中的至少一个的成功认证来执行写入操作。通过在读/写操作期间在存储设备与用户或存储控制器之间建立安全通信，避免了存储设备中的数据的黑客入侵或使用具有错误意图的存储设备。

43. 发明授权

US09396107B2 Memory system having memory controller with cache memory and NVRAM and method of operating same 有权
标题翻译：具有高速缓冲存储器和NVRAM的存储器控制器的存储器系统及其操作方法
公开(公告)号：US09396107B2
公开(公告)日：2016-07-19
申请号：US14079661
申请日：2013-11-14
申请人： SAMSUNG ELECTRONICS CO., LTD.
发明人： Joon-Ho Lee , Hyun-Seok Kim
IPC分类号： G06F12/00 , G06F12/02 , G06F9/44 , G06F12/10
CPC分类号： G06F12/0246 , G06F9/4411 , G06F12/10 , G06F12/1009 , G06F2212/7201 , G06F2212/7209
摘要： In a memory system including a flash memory and a memory controller having a cache memory and a nonvolatile random access memory (NVRAM), a method of operating the memory system includes; receiving a write request specifying a write operation directed to a page of a designated active write block in the flash memory, storing a page mapping table for the active write block in the cache memory, generating update information for the page mapping table stored in the cache memory as a result of executing the write operation, and storing the update information in the NVRAM, and storing an updated version of the page mapping table in the flash memory after execution of the write operation is complete.
摘要翻译：在包括闪速存储器和具有高速缓冲存储器和非易失性随机存取存储器（NVRAM）的存储器控制器的存储器系统中，操作存储器系统的方法包括：接收写入请求，指定指向闪速存储器中指定的活动写入块的页面的写入操作，将用于所述活动写入块的页面映射表存储在所述高速缓冲存储器中，生成存储在所述高速缓存器中的所述页面映射表的更新信息作为执行写入操作的结果的存储器，并且将更新信息存储在NVRAM中，并且在执行写入操作之后将页面映射表的更新版本存储在闪存中。

44. 发明申请

US20160188414A1 FAULT TOLERANT AUTOMATIC DUAL IN-LINE MEMORY MODULE REFRESH 审中-公开
标题翻译：故障自动双向在线存储器模块刷新
公开(公告)号：US20160188414A1
公开(公告)日：2016-06-30
申请号：US14583037
申请日：2014-12-24
申请人： Intel Corporation
发明人： SARATHY JAYAKUMAR , MOHAN J. KUMAR
IPC分类号： G06F11/14 , G06F12/02 , G06F12/08 , G06F1/32 , G06F1/30 , G11C14/00 , G06F12/06
CPC分类号： G06F11/1441 , G06F1/30 , G06F1/3275 , G06F11/2015 , G06F12/0246 , G06F12/0638 , G06F12/0804 , G06F12/0811 , G06F12/0868 , G06F12/0891 , G06F2212/1016 , G06F2212/1032 , G06F2212/205 , G06F2212/7208 , G06F2212/7209 , G11C5/04 , G11C5/148 , G11C7/20 , G11C14/0036 , G11C14/0045
摘要： Methods and apparatus to fault tolerant Automatic DIMM (Dual In-line Memory Module) Refresh or ADR are described. In an embodiment, a processor includes non-volatile memory to store data from one or more volatile buffers of the processor. The data from the one or more volatile buffers of the processor are stored into the non-volatile memory in response to occurrence of an event that is to lead to a system reset or shut down. Other embodiments are also disclosed and claimed.
摘要翻译：描述了容错自动DIMM（双列直插式内存模块）刷新或ADR的方法和装置。在一个实施例中，处理器包括用于存储来自处理器的一个或多个易失性缓冲器的数据的非易失性存储器。响应于导致系统复位或关闭的事件的发生，来自处理器的一个或多个易失性缓冲器的数据被存储到非易失性存储器中。还公开并要求保护其他实施例。

45. 发明申请

US20160170879A1 SYSTEMS AND METHODS FOR MANAGING CACHE OF A DATA STORAGE DEVICE 审中-公开
标题翻译：用于管理数据存储设备的缓存的系统和方法
公开(公告)号：US20160170879A1
公开(公告)日：2016-06-16
申请号：US15048065
申请日：2016-02-19
申请人： Marvell International Ltd.
发明人： Weiya XI , Chao JIN , Khai Leong YONG , Sophia TAN , Zhi Yong CHING
IPC分类号： G06F12/08
CPC分类号： G06F12/0868 , G06F3/0607 , G06F3/0665 , G06F3/0685 , G06F12/0246 , G06F12/0802 , G06F12/0866 , G06F12/0871 , G06F12/0873 , G06F12/0891 , G06F17/30324 , G06F2212/205 , G06F2212/222 , G06F2212/31 , G06F2212/313 , G06F2212/466 , G06F2212/6042 , G06F2212/7207 , G06F2212/7209 , G11C7/1072 , Y02D10/13
摘要： A data storage device includes a data storage medium, a cache, and a cache control memory. The data storage medium has M data blocks. M is an integer greater than 1. The cache includes N cache blocks having N cache block addresses, respectively. N is an integer greater than 1. The cache control memory includes M memory elements corresponding to the M data blocks, respectively. The cache control memory is configured to, in response to a request to cache data of one of the M data blocks: (a) write the data from the one of the M data blocks to one of the N cache blocks; and (b) write, in the one of the M memory elements corresponding to the one of the M data blocks, one of the N cache block addresses corresponding to the one of the N cache blocks where the data is written.
摘要翻译：数据存储装置包括数据存储介质，高速缓存和高速缓存控制存储器。数据存储介质具有M个数据块。 M是大于1的整数。高速缓存包括分别具有N个高速缓存块地址的N个高速缓存块。 N是大于1的整数。高速缓存控制存储器分别包括对应于M个数据块的M个存储器元件。缓存控制存储器被配置为响应于缓存M个数据块之一的数据的请求：（a）将数据从M个数据块中的一个写入N个高速缓存块之一; 和（b）在对应于M个数据块中的一个的M个存储元件中的一个中写入与写入数据的N个高速缓存块中的一个对应的N个高速缓存块地址中的一个。

46. 发明申请

US20160147468A1 Data Integrity Enhancement to Protect Against Returning Old Versions of Data 有权
标题翻译：数据完整性增强，以防止返回旧版本的数据
公开(公告)号：US20160147468A1
公开(公告)日：2016-05-26
申请号：US14630552
申请日：2015-02-24
申请人： SanDisk Enterprise IP LLC
发明人： Girish B. Desai , William L. Guthrie
IPC分类号： G06F3/06
CPC分类号： G06F12/0246 , G06F11/10 , G06F11/1004 , G06F11/34 , G06F2212/1016 , G06F2212/1036 , G06F2212/7201 , G06F2212/7205 , G06F2212/7207 , G06F2212/7209
摘要： Systems, methods and/or devices are used to enable enhancing data integrity to protect against returning old versions of data. In one aspect, the method includes (1) receiving a write request from a host that specifies write data for a set of logical block addresses in a logical address space of the host, (2) mapping the set of logical block addresses to a set of physical addresses corresponding to physical pages of the storage device, and (3) performing one or more operations for each logical block specified by the set of logical block addresses, including: (a) generating metadata for the logical block, the metadata including a version number for the logical block, (b) storing the metadata, including the version number, in a header of a physical page in which the logical block is stored, and (c) storing the version number in a version data structure.
摘要翻译：使用系统，方法和/或设备来增强数据完整性，以防止返回旧版本的数据。一方面，该方法包括：（1）从主机接收对主机的逻辑地址空间中的一组逻辑块地址的写入数据的写入请求，（2）将逻辑块地址集合映射到一组的物理地址对应于所述存储设备的物理页面，以及（3）对由所述逻辑块地址集合指定的每个逻辑块执行一个或多个操作，包括：（a）生成所述逻辑块的元数据，所述元数据包括用于逻辑块的版本号，（b）将包含版本号的元数据存储在其中存储逻辑块的物理页的头部中，以及（c）将版本号存储在版本数据结构中。

47. 发明授权

US09336134B2 Apparatus and method for accessing a non-volatile memory blade using multiple controllers in a non-volatile memory based storage device 有权
标题翻译：一种用于在基于非易失性存储器的存储设备中使用多个控制器访问非易失性存储器刀片的装置和方法
公开(公告)号：US09336134B2
公开(公告)日：2016-05-10
申请号：US14078308
申请日：2013-11-12
申请人： Skyera, LLC
发明人： Radoslav Danilak , William Radke
IPC分类号： G06F12/02
CPC分类号： G06F12/1009 , G06F11/2092 , G06F12/0246 , G06F2201/805 , G06F2212/1044 , G06F2212/2022 , G06F2212/7201 , G06F2212/7206 , G06F2212/7209 , Y02D10/13
摘要： Various systems, methods, apparatuses, and computer-readable media for accessing a storage device are described. In certain example embodiments, an active/active fault tolerant storage device comprising two or more controllers may be implemented. In one embodiment, each controller may be coupled to the non-volatile memory (NVM) blades comprising the non-volatile memory (NVM) storage medium. In one example implementation, a standardized protocol, such as Peripheral Component Interconnect Express protocol may be used for communicating amongst the various components of the controller and also the NVM storage medium.
摘要翻译：描述了用于访问存储设备的各种系统，方法，设备和计算机可读介质。在某些示例性实施例中，可以实现包括两个或更多个控制器的主动/主动容错存储设备。在一个实施例中，每个控制器可以耦合到包括非易失性存储器（NVM）存储介质的非易失性存储器（NVM）刀片。在一个示例实现中，诸如外围组件互连Express协议的标准化协议可以用于在控制器的各种组件以及NVM存储介质之间进行通信。

48. 发明授权

US09286207B2 Method of managing the endurance of non-volatile memories 有权
标题翻译：管理非易失性存储器耐久性的方法
公开(公告)号：US09286207B2
公开(公告)日：2016-03-15
申请号：US14127914
申请日：2012-06-22
申请人： Samuel Charbouillot , Yves Fusella , Stéphane Ricard
发明人： Samuel Charbouillot , Yves Fusella , Stéphane Ricard
IPC分类号： G06F13/12 , G06F13/00 , G06F12/02 , G11C16/34 , G11C16/10
CPC分类号： G06F12/0246 , G06F2212/1036 , G06F2212/7204 , G06F2212/7209 , G06F2212/7211 , G11C16/10 , G11C16/349
摘要： The invention relates to a method for managing the endurance of a data storage system provided with a set of sectors endowed with a guaranteed native endurance capacity (G), comprising the steps consisting in: —partitioning said data storage system into a plurality of work sectors, and into a plurality of replacement sectors able to form an endurance reservoir, certain of the work sectors being intended to be replaced by replacement sectors when said work sectors are expended after a certain number of programming and/or erasure cycles; —defining an address management area making it possible to retrieve the location of the replacement sectors assigned to expended work sectors; —determining, sector by sector, whether a current work sector is physically expended, and executing a step of replacing this work sector by a replacement sector, only when said current work sector is declared physically expended. This method of managing endurance is in particular characterized in that in order to measure the expenditure of a sector, automatic reading of the quality of erasure of the memory points of the sector with respect to a severized reading criterion (margin Vref.) is carried out, that is to say one which is more severe than a normal criterion (Normal Vref.).
摘要翻译：本发明涉及一种用于管理数据存储系统的耐久性的方法，所述数据存储系统具有赋予保证的本机持久容量（G）的一组扇区，包括以下步骤：将所述数据存储系统分为多个工作扇区并且进入能够形成耐力储存器的多个替换扇区中，当在一定数量的编程和/或擦除循环之后，当所述工作扇区消耗时，某些工作扇区意图被替换扇区替换; - 定义一个地址管理区域，使得可以检索分配给消费的工作部门的替换扇区的位置; 逐步确定当前工作部门是否实际消耗，并且只有在当前工作部门宣布实际消耗的情况下，才能执行由替代部门取代该工作部门的步骤。这种管理耐力的方法的特征特征在于，为了测量扇区的支出，执行相对于分割的读取标准（margin）的扇区的存储点的擦除的质量的自动读取，也就是说比正常标准（正常Vref）更严重。

49. 发明授权

US09286198B2 Method and system for storage of data in non-volatile media 有权
公开(公告)号：US09286198B2
公开(公告)日：2016-03-15
申请号：US13863149
申请日：2013-04-15
申请人： VIOLIN MEMORY INC.
发明人： Jon C. R. Bennett
IPC分类号： G06F13/00 , G06F12/00 , G06F12/02 , G06F11/16
CPC分类号： G06F3/0619 , G06F3/064 , G06F3/0644 , G06F3/0679 , G06F11/1441 , G06F11/1471 , G06F11/16 , G06F12/00 , G06F12/0246 , G06F2212/7209
摘要： A system and method for managing the storage of data in non-volatile memory is described. In an aspect, the data may be described by metadata and a transaction log file that are checkpointed from a volatile memory into the non-volatile memory. Actions that take place between the last checkpointing of a metadata segment and log file segment are discovered by scanning the non-volatile memory blocks, taking account of a record of the highest sector in each block that is known to have been recorded. Any later transactions are discovered and used to update the recovered metadata so that the metadata correctly represents the stored data.

50. 发明申请

US20160070507A1 MEMORY SYSTEM AND METHOD OF CONTROLLING MEMORY DEVICE 审中-公开
标题翻译：存储器系统和控制存储器件的方法
公开(公告)号：US20160070507A1
公开(公告)日：2016-03-10
申请号：US14574518
申请日：2014-12-18
申请人： Kabushiki Kaisha Toshiba
发明人： Daisuke HOSHIKAWA , Takuya Haga , Shinya Takeda
IPC分类号： G06F3/06
CPC分类号： G06F3/0644 , G06F3/0613 , G06F3/0679 , G06F11/1068 , G06F12/0246 , G06F2212/1016 , G06F2212/7208 , G06F2212/7209
摘要： According to one embodiment, a controller writes data in a first plane among the plurality of planes, and writes management information in a second plane among the plurality of planes. The controller performs a first process of reading first data from the first plane and a second process of reading the management information from the second plane in parallel. The management information is associated with second data to be read on and after next time.
摘要翻译：根据一个实施例，控制器在多个平面中的第一平面中写入数据，并将管理信息写入多个平面中的第二平面。控制器执行从第一平面读取第一数据的第一处理和从第二平面并行读取管理信息的第二处理。管理信息与下次要读取的第二数据相关联。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式