专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明申请

US20110154297A1 DYNAMIC INSTRUMENTATION 有权
标题翻译：动态仪器
公开(公告)号：US20110154297A1
公开(公告)日：2011-06-23
申请号：US12642973
申请日：2009-12-21
申请人： BALBIR SINGH , Maneesh Soni
发明人： BALBIR SINGH , Maneesh Soni
IPC分类号： G06F9/44
CPC分类号： G06F9/30145 , G06F9/3005 , G06F9/30181 , G06F11/3471 , G06F11/3644 , G06F2201/865
摘要： A method and system for instrumentation are provided along with a method for instrumentation preparation. The method for instrumentation preparation may comprise obtaining address data of an original instruction in an original instruction stream, obtaining kernel mode data comprising a kernel breakpoint handler, obtaining user mode data comprising a user breakpoint handler, allocating a page of a process address space, creating a trampoline, associating the trampoline with a breakpoint instruction, and replacing the original instruction with the breakpoint instruction. The method for instrumentation may comprise detecting the breakpoint instruction, calling the kernel breakpoint handler, modifying an instruction pointer via the kernel breakpoint handler such that the instruction pointer points to the trampoline, and executing the trampoline. The system for instrumentation may comprise a breakpoint setup module and a breakpoint execution module for respectively setting up and completing instrumentation involving the trampoline.
摘要翻译：提供了一种用于仪器仪表的方法和系统以及用于仪器仪表准备的方法。用于仪器准备的方法可以包括获得原始指令流中的原始指令的地址数据，获得包括内核断点处理程序的内核模式数据，获得包括用户断点处理程序的用户模式数据，分配进程地址空间页面，创建蹦床，将蹦床与断点指令相关联，并用断点指令替换原始指令。用于检测的方法可以包括检测断点指令，调用内核断点处理程序，通过内核断点处理程序修改指令指针，使指令指针指向蹦床，并执行蹦床。用于仪器的系统可以包括用于分别建立和完成涉及蹦床的仪器的断点设置模块和断点执行模块。

42. 发明申请

US20110016289A1 Apparatus and Method for Profiling Software Performance on a Processor with Non-Unique Virtual Addresses 有权
标题翻译：在具有非唯一虚拟地址的处理器上分析软件性能的装置和方法
公开(公告)号：US20110016289A1
公开(公告)日：2011-01-20
申请号：US12506153
申请日：2009-07-20
申请人： Bruce J. Ableidinger
发明人： Bruce J. Ableidinger
IPC分类号： G06F12/10 , G06F12/00 , G06F11/07
CPC分类号： G06F11/3471 , G06F2201/865 , G06F2201/88
摘要： A system includes a processor with a memory map specifying a user mode region with virtual address translation by a memory management unit and a kernel mode region with direct virtual address translation. The processor executes an application in the user mode region where virtual addresses are not unique. A probe receives trace information from the processor. A host system receives the trace information from the probe. The host system includes a data structure associating a process name, a process identification and a set of instruction counters. Each instruction counter is incremented upon the processing of a designated virtual address within the trace information. A profiling module processes information associated with the process name and set of instruction counters to identify a performance problem in the application.
摘要翻译：系统包括处理器，其具有指定由存储器管理单元进行虚拟地址转换的用户模式区域的存储器映射和具有直接虚拟地址转换的内核模式区域。处理器在虚拟地址不唯一的用户模式区域中执行应用程序。探测器从处理器接收跟踪信息。主机系统从探测器接收跟踪信息。主机系统包括将进程名称，进程标识和一组指令计数器相关联的数据结构。每个指令计数器在跟踪信息中处理指定的虚拟地址时递增。分析模块处理与进程名称和指令计数器集相关联的信息，以识别应用程序中的性能问题。

43. 发明申请

US20100318637A1 PROCESS FOR OPTIMIZING SOFTWARE COMPONENTS FOR AN ENTERPRISE RESOURCE PLANNING (ERP) APPLICATION SAP ON MULTIPROCESSOR SERVERS 审中-公开
标题翻译：优化企业资源计划（ERP）应用软件组件的过程SAP在多处理器服务器
公开(公告)号：US20100318637A1
公开(公告)日：2010-12-16
申请号：US12862229
申请日：2010-08-24
申请人： Tania Trinh Ly , Kulwipa Praditphollert
发明人： Tania Trinh Ly , Kulwipa Praditphollert
IPC分类号： G06F15/177
CPC分类号： G06F11/3471 , G06F9/5083 , G06F11/3428 , G06F2201/80 , G06F2201/815 , G06F2201/87 , G06F2201/885 , G06Q10/06
摘要： In a three-tier ERP implementation, multiple servers are interconnected through one or more network infrastructure. Users may observe poor performance due to the complexity and the number of interconnected components in the implementation. Herein is devised a process for tuning the software component by applying tuning techniques to the OS, SAP application and Database Management System software. For each component, the process identifies potential tuning opportunities of various subcomponents. The process is iterated numerous times through all software components while applying the tuning techniques to derive the most optimal performance for the ERP implementation.
摘要翻译：在三层ERP实施中，多个服务器通过一个或多个网络基础架构互连。由于实施中的复杂性和互连组件的数量，用户可能会观察到性能不佳。本文设计了一种通过将调优技术应用于OS，SAP应用程序和数据库管理系统软件来调整软件组件的过程。对于每个组件，该过程识别各个子组件的潜在调优机会。该过程通过所有软件组件多次迭代，同时应用调优技术以获得ERP实施的最佳性能。

44. 发明申请

US20100281303A1 Systems And Methods For Automated Determination Of Error Handling 有权
标题翻译：自动确定错误处理的系统和方法
公开(公告)号：US20100281303A1
公开(公告)日：2010-11-04
申请号：US12835348
申请日：2010-07-13
申请人： Claire Cates
发明人： Claire Cates
IPC分类号： G06F11/34
CPC分类号： G06F11/3688 , G06F11/3414 , G06F11/3471 , G06F11/3636
摘要： Systems and methods for automated determination of error handling. Data is received including one or more procedural operations to be tested. A first test is run on the data to capture one or more first tracebacks, where each traceback is associated with a procedural operation. A determination is made as to whether each captured first traceback is unique, where unique tracebacks are added to a unique traceback list. An error condition is simulated on each unique traceback on the unique traceback list by running a second test. The second test is run once for each unique traceback. One or more second tracebacks are captured during each run of the second test. When a unique traceback being tested matches a captured second traceback, an error code is returned and the second test may be run to completion. Errors encountered during each iteration of the second test running to completion are identified.
摘要翻译：用于自动确定错误处理的系统和方法。收到的数据包括要测试的一个或多个程序操作。对数据进行第一个测试，以捕获一个或多个第一个回溯，其中每个追溯与过程操作相关联。确定每个捕获的第一个追溯是唯一的，其中将唯一的追溯添加到唯一的追溯列表。通过运行第二个测试，在唯一的追溯列表上的每个唯一的追溯上模拟错误条件。对于每个唯一的追溯，第二个测试运行一次。在第二次测试的每次运行期间捕获一个或多个第二回溯。当被测试的唯一跟踪与捕获的第二个跟踪相匹配时，返回错误代码，并且可以运行第二个测试来完成。识别第二次测试运行到完成的每次迭代期间遇到的错误。

45. 发明申请

US20100241908A1 Systems And Methods For Automated Determination Of Out Of Memory Handling 有权
标题翻译：用于自动确定内存处理的系统和方法
公开(公告)号：US20100241908A1
公开(公告)日：2010-09-23
申请号：US12406363
申请日：2009-03-18
申请人： Claire Cates
发明人： Claire Cates
IPC分类号： G06F11/34
CPC分类号： G06F11/3688 , G06F11/3428 , G06F11/3471
摘要： Systems and methods for automatic determination of out of memory handling situations are provided. A system and method can include receiving data that includes one or more memory allocations or one or more pool heaps and running a test on the data to capture one or more tracebacks. If the one or more tracebacks are unique, then the one or more unique tracebacks are added to a list. The test is run a second time on the first traceback on the list to determine a result that indicates correct execution or incorrect execution with respect to memory handling. The result is stored in a computer-readable storage medium.
摘要翻译：提供了用于自动确定内存不足处理情况的系统和方法。系统和方法可以包括接收包括一个或多个存储器分配或一个或多个池堆的数据，并对数据进行测试以捕获一个或多个追溯。如果一个或多个追溯是唯一的，那么一个或多个唯一的追溯将添加到列表中。该测试在列表上的第一个追溯上再次运行，以确定指示正确执行或对内存处理执行不正确的结果。结果存储在计算机可读存储介质中。

46. 发明申请

US20100180150A1 SYSTEMS AND METHODS FOR MONITORING A MEMORY SYSTEM 有权
标题翻译：用于监视存储器系统的系统和方法
公开(公告)号：US20100180150A1
公开(公告)日：2010-07-15
申请号：US12352381
申请日：2009-01-12
申请人： Joe M. Jeddeloh
发明人： Joe M. Jeddeloh
IPC分类号： G06F11/30 , G06F11/16 , G06F11/07
CPC分类号： G06F11/073 , G06F11/0754 , G06F11/0766 , G06F11/3034 , G06F11/3037 , G06F11/3058 , G06F11/3062 , G06F11/3433 , G06F11/3452 , G06F11/3471 , Y02D10/34
摘要： Systems and methods are disclosed herein, including those that operate to monitor a first set of operational parameters associated with a memory vault, to adjust a second set of operational parameters associated with the memory vault, and to perform alerting and reporting operations to a host device.
摘要翻译：本文公开了系统和方法，包括操作以监视与存储器库相关联的第一组操作参数的系统和方法，以调整与存储器保管库相关联的第二组操作参数，以及对主机设备执行警报和报告操作。

47. 发明申请

US20100169708A1 METHOD AND APPARATUS TO PROFILE RAM MEMORY OBJECTS FOR DISPLACMENT WITH NONVOLATILE MEMORY 审中-公开
标题翻译：配置非易失性存储器释放RAM存储器对象的方法和设备
公开(公告)号：US20100169708A1
公开(公告)日：2010-07-01
申请号：US12345306
申请日：2008-12-29
申请人： John Rudelic , Jared Hulbert , Jeffrey Wang
发明人： John Rudelic , Jared Hulbert , Jeffrey Wang
IPC分类号： G06F12/06 , G06F11/20
CPC分类号： G06F11/3471 , G06F12/08 , G06F2212/2024 , G06F2212/205
摘要： A memory profiling system profiles memory objects in volatile memory and identifies memory objects as candidates to be stored and read directly from nonvolatile memory. The profiling system monitors memory accesses via page faults and identifies a memory object to be loaded in volatile memory. The profiling system uses page faults to determine a page fault type and a write frequency for the memory object, and determines the memory object's memory access type. The profiling system determines whether the object's memory access type meets the capabilities of the nonvolatile memory technology. If the memory access type meets the nonvolatile memory technology capabilities, the profiling system identifies the memory object as a candidate to be transitioned to and read directly from nonvolatile memory (e.g., NOR and PCM). The profiling system stores the memory object candidates in nonvolatile memory such that the memory objects are read directly from nonvolatile memory.
摘要翻译：内存分析系统配置易失性存储器中的内存对象，并将内存对象标识为直接从非易失性存储器存储和读取的候选项。分析系统通过页面故障监视内存访问，并识别要在易失性存储器中加载的内存对象。分析系统使用页面错误来确定存储器对象的页面错误类型和写入频率，并确定存储器对象的存储器访问类型。分析系统确定对象的存储器访问类型是否满足非易失性存储器技术的能力。如果存储器访问类型满足非易失性存储器技术能力，则分析系统将存储器对象标识为要被转换并直接从非易失性存储器（例如，NOR和PCM）读取的候选。分析系统将存储器对象候选存储在非易失性存储器中，使得存储器对象被直接从非易失性存储器读取。

48. 发明授权

US07720670B2 Saving resources by deducing the total prediction events 有权
标题翻译：通过推导总预测事件来节省资源
公开(公告)号：US07720670B2
公开(公告)日：2010-05-18
申请号：US11383606
申请日：2006-05-16
申请人： Manisha Agarwala
发明人： Manisha Agarwala
IPC分类号： G06F9/455
CPC分类号： G06F11/2268 , G06F11/3409 , G06F11/3471 , G06F11/3476 , G06F11/348 , G06F2201/86 , G06F2201/88
摘要： While PC trace is on, and the trace is in predication or general event profiling mode, trace hardware captures events in each cycle. Trace hardware inserts this information into data logs, and does a right shift to compact the data. The trace window will eventually close, either because tracing has been turned off, or because a periodic sync point is generated to reset the window. In either of these two cases, the data log may be incomplete, fully packed, or just overflow into the next packet. An index is generated pointing to the last valid location in the data log in order to save transmission bandwidth.
摘要翻译：当PC跟踪打开时，跟踪处于预测或一般事件分析模式，跟踪硬件捕获每个周期中的事件。跟踪硬件将此信息插入到数据日志中，并进行正确的转换以压缩数据。跟踪窗口将最终关闭，因为跟踪已被关闭，或者由于生成周期性同步点来重置窗口。在这两种情况下，数据记录可能不完整，完全打包，或者只是溢出到下一个数据包中。生成指向数据日志中最后一个有效位置的索引，以便节省传输带宽。

49. 发明申请

US20100057400A1 METHOD AND SYSTEM TO MONITOR, DEBUG, AND ANALYZE PERFORMANCE OF AN ELECTRONIC DESIGN 有权
标题翻译：监测，调试和分析电子设计性能的方法和系统
公开(公告)号：US20100057400A1
公开(公告)日：2010-03-04
申请号：US12204156
申请日：2008-09-04
申请人： Chien-Chun Chou , Stephen W. Hamilton , Drew E. Wingard , Pascal Chauvet
发明人： Chien-Chun Chou , Stephen W. Hamilton , Drew E. Wingard , Pascal Chauvet
IPC分类号： G21C17/00
CPC分类号： G06F11/3466 , G06F11/3471 , G06F11/348 , G06F2201/86 , G06F2201/87 , G06F2201/88
摘要： Various methods and apparatuses are described that provide instrumentation and analysis of an electronic design. A performance monitoring apparatus may be located on an interconnect of a fabricated integrated circuit. An event measurement module (EM) includes an event generator sub-module that generates monitoring events and event measurements associated with transactions between initiator intellectual property (IP) cores and target IP cores over the interconnect. The EM further includes a software visible register block that provides software access for controlling the EM on which one or more transactions to monitor and to configure one or more parameters associated with that transaction to track. The EM further includes a filtering sub-module that selects transactions to be monitored based on information received from the software. The performance counter module aggregates events and event measurements received from the EM into quantities of performance metrics associated with transactions between the IP cores over the interconnect.
摘要翻译：描述了提供电子设计的仪器和分析的各种方法和装置。性能监视装置可以位于所制造的集成电路的互连上。事件测量模块（EM）包括一个事件发生器子模块，该事件发生器子模块通过互连产生与发起者知识产权（IP）核心和目标IP内核之间的事务相关联的监视事件和事件测量。 EM还包括软件可见寄存器块，其提供用于控制EM监视的一个或多个事务的软件访问以及配置与该事务相关联的一个或多个参数以进行跟踪。 EM还包括一个过滤子模块，该过滤子模块根据从软件接收的信息来选择要监视的事务。性能计数器模块将从EM接收到的事件和事件测量聚合到与互连上的IP内核之间的事务相关联的性能度量数量。

50. 发明授权

US07669189B1 Monitoring memory accesses for computer programs 有权
标题翻译：监控计算机程序的内存访问
公开(公告)号：US07669189B1
公开(公告)日：2010-02-23
申请号：US10184379
申请日：2002-06-26
申请人： Kothanda Umamageswaran
发明人： Kothanda Umamageswaran
IPC分类号： G06F9/44 , G06F13/00
CPC分类号： G06F11/3636 , G06F11/3471 , G06F11/3476 , G06F11/36 , G06F11/3644 , G06F17/30
摘要： Techniques for monitoring memory accesses for computer programs are provided. A user can instruct a computer program to have one of more of its processes monitor memory accesses to a memory region. As memory accesses to the memory region occur, a log can be created that includes information concerning the memory accesses. The log can be analyzed in order to debug memory access bugs. Additionally, new processes can be spawned that monitor memory accesses in a way that is similar to existing processes.
摘要翻译：提供了用于监视计算机程序的存储器访问的技术。用户可以指示计算机程序使其中的一个进程监视对存储器区域的存储器访问。随着对存储器区域的存储器访问发生，可以创建包括关于存储器访问的信息的日志。可以分析日志以调试内存访问错误。另外，可以以类似于现有进程的方式产生监视内存访问的新进程。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式