会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 45. 发明授权
    • Image forming apparatus
    • 图像形成装置
    • US07859555B2
    • 2010-12-28
    • US11324498
    • 2006-01-03
    • Tadashi Kasai
    • Tadashi Kasai
    • B41J2/385
    • G06K15/1247
    • An image forming apparatus according to this invention prevents adverse effects on peripheral circuits and speeds up data transfer by preventing a mutual interference among signals. In the image forming apparatus, a transfer controller which converts into a differential serial data pair (data+/−) multiplex data td [6:0] multiplexed from head data vd [7:0], a head control signal vctl [3:0], a data enable signal dten, and a control enable signal cten, converts as well a clock signal clk into a differential clock signal pair (clk+/−), and transfers those differential serial data pair and differential clock signal pair to an LED head via a cable. The LED head receives both of the differential serial data pair and the differential clock signal pair to separate those pairs into head data hd [7:0], head control signal hctl [3:0], and data transfer clock hclk.
    • 根据本发明的图像形成装置防止对外围电路的不利影响,并且通过防止信号之间的相互干扰来加速数据传输。 在图像形成装置中,转换控制器转换成从头数据vd [7:0]复用的差分串行数据对(数据+/-)复用数据td [6:0],头控制信号vctl [3:0 ],数据使能信号dten和控制使能信号cten也将时钟信号clk转换成差分时钟信号对(clk +/-),并将这些差分串行数据对和差分时钟信号对转换到LED头 通过电缆。 LED头接收差分串行数据对和差分时钟信号对,将这些对分成头数据hd [7:0],头控制信号hctl [3:0]和数据传输时钟hclk。
    • 46. 发明申请
    • Image forming apparatus
    • 图像形成装置
    • US20060152572A1
    • 2006-07-13
    • US11324498
    • 2006-01-03
    • Tadashi Kasai
    • Tadashi Kasai
    • B41J2/385
    • G06K15/1247
    • An image forming apparatus according to this invention prevents adverse effects on peripheral circuits and speeds up data transfer by preventing a mutual interference among signals. In the image forming apparatus, a transfer controller which converts into a differential serial data pair (data+/−) multiplex data td [6:0] multiplexed from head data vd [7:0], a head control signal vctl [3:0], a data enable signal dten, and a control enable signal cten, converts as well a clock signal clk into a differential clock signal pair (clk+/−), and transfers those differential serial data pair and differential clock signal pair to an LED head via a cable. The LED head receives both of the differential serial data pair and the differential clock signal pair to separate those pairs into head data hd [7:0], head control signal hctl [3:0], and data transfer clock hclk.
    • 根据本发明的图像形成装置防止对外围电路的不利影响,并且通过防止信号之间的相互干扰来加速数据传输。 在图像形成装置中,转换控制器转换成从头数据vd [7:0]复用的差分串行数据对(数据+/-)复用数据td [6:0],头控制信号vctl [3:0 ],数据使能信号dten和控制使能信号cten也将时钟信号clk转换成差分时钟信号对(clk +/-),并将这些差分串行数据对和差分时钟信号对转换到LED头 通过电缆。 LED头接收差分串行数据对和差分时钟信号对,将这些对分成头数据hd [7:0],头控制信号hctl [3:0]和数据传输时钟hclk。