会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 44. 发明授权
    • Efficiently testable display driving circuit
    • 高效可测显示驱动电路
    • US07106283B2
    • 2006-09-12
    • US10647306
    • 2003-08-26
    • Shinichi Satoh
    • Shinichi Satoh
    • G09G3/30
    • G09G3/006Y10S345/904
    • A device for driving a dot matrix display panel has a number of first terminals that can be connected to different signal lines in the dot matrix display panel, to carry current to or from picture elements in the dot matrix display panel. The invented device also has a second terminal and a set of switches that can selectively connect the first terminals to the second terminal. These switches enable a measurement device connected to the second terminal to measure electrical parameters at the first terminals individually, so that the electrical parameters of the device can be tested efficiently and accurately, without having to contact each of the first terminals with a probe.
    • 用于驱动点阵显示面板的装置具有可连接到点阵显示面板中的不同信号线的多个第一端子,以向点阵式显示面板中的图像元素传送电流。 本发明的装置还具有可以选择性地将第一端子连接到第二端子的第二端子和一组开关。 这些开关使得能够连接到第二端子的测量装置单独地测量第一端子处的电参数,使得可以有效和准确地测试装置的电参数,而无需使用探头接触每个第一端子。
    • 46. 发明授权
    • Diphenyl sulfone derivative and recording material prepared therefrom
    • 二苯砜衍生物及其制备的记录材料
    • US6103661A
    • 2000-08-15
    • US72951
    • 1998-05-05
    • Hiroshi FujiiRyuichi KanekoShinichi Satoh
    • Hiroshi FujiiRyuichi KanekoShinichi Satoh
    • B41M5/155B41M5/333C07C317/22B41M5/30
    • B41M5/3336C07C317/22
    • The present invention is directed to recording materials characterized in that the recording materials comprise at least one of diphenyl sulfone derivatives represented by the following general formula (I); ##STR1## wherein Y represents a linear or branched (un)-saturated C.sub.1 -C.sub.12 hydrocarbon group, a C.sub.1 -C.sub.8 hydrocarbon group having an ether linkage, or a group represented by a general formula; ##STR2## wherein R represents methylene or ethylene; R.sup.1, R.sup.2, R.sup.3 and R.sup.4 represent each independently lower alkyl or lower alkenyl; m represents 0 or an integer of 1 or 2,; and n, p, q and r represent each independently 0 or an integer of 1 to 4, provided when n, p, q and r are each 2 or above, the substituents represented by R.sup.1, R.sup.2, R.sup.3 and R.sup.4 may be each different from one another.
    • 本发明涉及记录材料,其特征在于记录材料包含由以下通式(I)表示的二苯砜衍生物中的至少一种: 其中Y表示直链或支链(un)饱和C1-C12烃基,具有醚键的C1-C8烃基或由通式表示的基团; 其中R表示亚甲基或亚乙基; R 1,R 2,R 3和R 4各自独立地为低级烷基或低级烯基; m表示0或1或2的整数; n,p,q和r各自独立地为0或1〜4的整数,当n,p,q和r各自为2或更高时,由R 1,R 2,R 3和R 4表示的取代基可各自不同 从彼此。
    • 50. 发明授权
    • Field effect transistor with a shaped gate electrode
    • 具有形状栅电极的场效应晶体管
    • US5471080A
    • 1995-11-28
    • US158257
    • 1993-11-29
    • Shinichi SatohHiroji OzakiTakahisa Eimori
    • Shinichi SatohHiroji OzakiTakahisa Eimori
    • H01L21/28H01L21/336H01L29/423H01L29/78
    • H01L29/66598H01L21/28061H01L21/28114H01L29/42376H01L29/6659
    • A field effect transistor comprises a semiconductor substrate having a main surface and a predetermined impurity concentration of a first conductivity type, impurity layers of a second conductivity type formed spaced apart at the main surface of the semiconductor substrate, and a shaped conductive layer serving as a gate electrode. The impurity layers constitute source.drain regions, and a region between the impurity layers defines a channel region in the main surface. The shaped conductive layer is formed on the channel region with an insulating film therebetween. The shaped conductive layer has an upper portion and a lower portion wherein the upper portion is longer than the lower portion and the length of the lower portion adjacent the insulating film is substantially equal to or shorter than the length of the channel region at the main surface. Additionally, the upper and lower portions of the shaped conductive layer are formed of the same base composition.
    • 场效应晶体管包括具有第一导电类型的主表面和预定杂质浓度的半导体衬底,在半导体衬底的主表面上间隔开形成的第二导电类型的杂质层和用作 栅电极。 杂质层构成源极区域,并且杂质层之间的区域限定主表面中的沟道区域。 成形导电层在沟道区域之间形成有绝缘膜。 成形导电层具有上部和下部,其中上部比下部长,并且与绝缘膜相邻的下部的长度基本上等于或短于主表面处的沟道区的长度 。 此外,成形导电层的上部和下部由相同的基底组成形成。