专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明授权

US07320094B2 Retraining derived clock receivers 有权
标题翻译：再培训派生的时钟接收器
公开(公告)号：US07320094B2
公开(公告)日：2008-01-15
申请号：US10623605
申请日：2003-07-22
申请人： Victor W. Lee , Phanindra K. Mannava , Akhilesh Kumar , Sanjay Dabral
发明人： Victor W. Lee , Phanindra K. Mannava , Akhilesh Kumar , Sanjay Dabral
IPC分类号： H04L7/00
CPC分类号： H04L1/0061 , H04J2203/0089 , H04L1/0072 , H04L25/4906 , H04L2001/0094
摘要： Systems and methods of retraining a receiver provide for determining a minimum transition density for a derived clock data link to the receiver. A retraining flit is generated based on the minimum transition density. In one approach, the retraining flit is generated by defining control data and payload data for the retraining flit. Error detection data is determined for the retraining flit based on the control and the payload data. The control data, the payload data and the error detection data have sufficient transitions to meet the minimum transition density.
摘要翻译：重新接收接收机的系统和方法提供用于确定到接收机的导出时钟数据链路的最小转换密度。基于最小过渡密度产生再培训。在一种方法中，通过为再训练飞行定义控制数据和有效载荷数据来产生再训练飞行。基于控制和有效载荷数据确定重新训练飞行的错误检测数据。控制数据，有效载荷数据和误差检测数据具有足够的过渡以满足最小转换密度。

42. 发明授权

US06976311B2 Method and apparatus for attaching and detaching two utensils 有权
标题翻译：用于安装和拆卸两个器具的方法和设备
公开(公告)号：US06976311B2
公开(公告)日：2005-12-20
申请号：US10665926
申请日：2003-09-19
申请人： Victor W. Lee
发明人： Victor W. Lee
IPC分类号： B26B1/02 , B26B11/00
CPC分类号： B26B11/00 , B26B1/02
摘要： An apparatus is provided comprising a first knife and a second knife. The first knife typically includes a first attachment device and the second knife includes a second attachment device to attach the two knives together. The first and second attachment devices can be detached to detach the two knives from each other. The first and second knives can be folding type knives. The first attachment device may be comprised of a first plate having an opening. The second attachment device may be comprised of a protrusion. The protrusion of the second attachment device can be inserted into the opening of the first plate to attach the first knife to the second knife.
摘要翻译：提供了包括第一刀和第二刀的装置。第一刀通常包括第一附接装置，第二刀包括将两个刀连接在一起的第二连接装置。可以拆卸第一和第二附接装置以将两个刀彼此分离。第一刀和第二刀可以是折叠式刀。第一附接装置可以包括具有开口的第一板。第二附接装置可以由突起构成。第二连接装置的突出部可插入第一板的开口中，以将第一刀附接到第二刀。

43. 发明授权

US06975954B2 Functional testing of logic circuits that use high-speed links 失效
标题翻译：使用高速链路的逻辑电路的功能测试
公开(公告)号：US06975954B2
公开(公告)日：2005-12-13
申请号：US10603292
申请日：2003-06-24
申请人： Tak M. Mak , Victor W. Lee
发明人： Tak M. Mak , Victor W. Lee
IPC分类号： G01R31/317 , G06F11/26 , G06F19/00
CPC分类号： G01R31/31723
摘要： A method of testing a DUT is provided. The method comprises loading a memory within a link-based system with a functional test program, executing the functional test program in a processor core of the link-based system, and routing test signals generated during execution of the functional test program to a response agent embedded in the link-based system via an external path.
摘要翻译：提供了一种测试DUT的方法。该方法包括在基于链路的系统中加载具有功能测试程序的存储器，在基于链路的系统的处理器核心中执行功能测试程序，以及将执行功能测试程序期间生成的测试信号路由到响应代理通过外部路径嵌入基于链路的系统。

44. 发明授权

US6162851A Flame retardant polyolefins for molding applications 失效
标题翻译：用于成型应用的阻燃聚烯烃
公开(公告)号：US6162851A
公开(公告)日：2000-12-19
申请号：US43189
申请日：1998-03-11
申请人： Michael T. Wood , Steven D. Landau , Victor W. Lee , Ralph E. WyKoff
发明人： Michael T. Wood , Steven D. Landau , Victor W. Lee , Ralph E. WyKoff
IPC分类号： C08K5/00 , C08L23/08 , C08L83/04 , C08K3/10
CPC分类号： C08L23/0815 , C08K5/0008 , C08L83/04 , C08L2201/02 , C08L23/02 , C08L83/00 , C08L2666/04 , C08L2666/24
摘要： A highly flame retardant, impact modified polyolefin alloy is described, the composition of which includes: at least one polyolefin; at least one halogenated organic flame retardant; at least one semi-crystalline ethylene copolymer impact modifier, the copolymer optionally being functionalized, at least one oxygen-containing metal compound wherein the metal is selected from the group consisting of Group III, IV, V, and VI of the Periodic Table; and at least one fluorocarbon, at least a portion of which is fibrillated or fibrillatable. Optionally, the alloy will contain at least one of a functionalized silicone polymer, a hydrated metal silicate, a hydrated metal borate, a primary antioxidant, and a secondary antioxidant. Such thermoplastic polymer blends/alloys can be produced by combining all ingredients in a melt and applying shear to the melt through means of a high shear internal/continuous mixer or an extruder.
摘要翻译： PCT No.PCT / US97 / 12749 Sec。 371日期1998年3月11日 102（e）1998年3月11日PCT PCT 1997年7月16日PCT公布。第WO98 / 03587号公报日期1998年1月29日描述了高阻燃冲击改性聚烯烃合金，其组成包括：至少一种聚烯烃; 至少一种卤代有机阻燃剂; 至少一种半结晶乙烯共聚物抗冲改性剂，所述共聚物任选被官能化，至少一种含氧金属化合物，其中金属选自周期表第III，IV，V和VI族; 和至少一种碳氟化合物，其至少一部分原纤化或可原纤化。任选地，该合金将包含官能化硅氧烷聚合物，水合金属硅酸盐，水合金属硼酸盐，主抗氧化剂和次级抗氧化剂中的至少一种。这种热塑性聚合物共混物/合金可以通过将熔融物中的所有成分组合并通过高剪切内/连续混合器或挤出机对熔体施加剪切来制备。

45. 发明申请

US20190057050A1 PIPELINE CIRCUIT ARCHITECTURE TO PROVIDE IN-MEMORY COMPUTATION FUNCTIONALITY 审中-公开
公开(公告)号：US20190057050A1
公开(公告)日：2019-02-21
申请号：US16160952
申请日：2018-10-15
申请人： Amrita Mathuriya , Sasikanth Manipatruni , Victor W. Lee , Abhishek Sharma , Huseyin E. Sumbul , Gregory Chen , Raghavan Kumar , Phil Knag , Ram Krishnamurthy , Ian Young
发明人： Amrita Mathuriya , Sasikanth Manipatruni , Victor W. Lee , Abhishek Sharma , Huseyin E. Sumbul , Gregory Chen , Raghavan Kumar , Phil Knag , Ram Krishnamurthy , Ian Young
IPC分类号： G06F13/16 , G06F13/28
摘要： Techniques and mechanisms for performing in-memory computations with circuitry having a pipeline architecture. In an embodiment, various stages of a pipeline each include a respective input interface and a respective output interface, distinct from said input interface, to couple to different respective circuitry. These stages each further include a respective array of memory cells and circuitry to perform operations based on data stored by said array. A result of one such in-memory computation may be communicated from one pipeline stage to a respective next pipeline stage for use in further in-memory computations. Control circuitry, interconnect circuitry, configuration circuitry or other logic of the pipeline precludes operation of the pipeline as a monolithic, general-purpose memory device. In other embodiments, stages of the pipeline each provide a different respective layer of a neural network.

46. 发明授权

US09153064B2 Grouping pixels to be textured 有权
标题翻译：将像素分组为纹理
公开(公告)号：US09153064B2
公开(公告)日：2015-10-06
申请号：US12646411
申请日：2009-12-23
申请人： Victor W. Lee , Ganesh S. Dasika , Mikhail Smelyanskiy , Jose Gonzalez , Changkyu Kim , Jatin Chhugani , Yen-Kuang Chen , Julio Gago , Santiago Galan , Victor Moya Del Barrio
发明人： Victor W. Lee , Ganesh S. Dasika , Mikhail Smelyanskiy , Jose Gonzalez , Changkyu Kim , Jatin Chhugani , Yen-Kuang Chen , Julio Gago , Santiago Galan , Victor Moya Del Barrio
IPC分类号： G06T15/00 , G06T15/04 , G06T11/00 , G06T7/60
CPC分类号： G06T15/04 , G06T7/60 , G06T11/001 , G06T15/005
摘要： A region or group of pixels may be textured as a unit, using a range specifier and one or more anchor pixels to define the group. In some embodiments, processing grouped pixels improves efficiency.
摘要翻译：可以使用范围说明符和一个或多个定位像素来定义区域或一组像素作为单元进行纹理化。在一些实施例中，处理分组的像素提高了效率。

47. 发明申请

US20110066806A1 System and method for memory bandwidth friendly sorting on multi-core architectures 有权
标题翻译：多核架构内存带宽友好排序的系统和方法
公开(公告)号：US20110066806A1
公开(公告)日：2011-03-17
申请号：US12454883
申请日：2009-05-26
申请人： Jatin Chhugani , Sanjeev Kumar , Anthony-Trung D. Nguyen , Yen-Kuang Chen , Victor W. Lee , William Macy
发明人： Jatin Chhugani , Sanjeev Kumar , Anthony-Trung D. Nguyen , Yen-Kuang Chen , Victor W. Lee , William Macy
IPC分类号： G06F12/08
CPC分类号： G06F7/36 , G06F12/0802
摘要： In some embodiments, the invention involves utilizing a tree merge sort in a platform to minimize cache reads/writes when sorting large amounts of data. An embodiment uses blocks of pre-sorted data residing in “leaf nodes” residing in memory storage. A pre-sorted block of data from each leaf node is read from memory and stored in faster cache memory. A tree merge sort is performed on the nodes that are cache resident until a block of data migrates to a root node. Sorted blocks reaching the root node are written to memory storage in an output list until all pre-sorted data blocks have been moved to cache and merged upward to the root. The completed output list in memory storage is a list of the fully sorted data. Other embodiments are described and claimed.
摘要翻译：在一些实施例中，本发明涉及在平台中利用树合并排序以在排序大量数据时最小化高速缓存读/写。实施例使用驻留在存储器存储器中的“叶节点”中驻留的预排序数据块。来自每个叶节点的预先排序的数据块从存储器读取并存储在更快的高速缓冲存储器中。在缓存驻留的节点上执行树合并排序，直到数据块迁移到根节点。到达根节点的排序块被写入到输出列表中的存储器存储器中，直到所有预排序的数据块已被移动到高速缓存并向上合并到根。内存存储器中完成的输出列表是完整排序数据的列表。描述和要求保护其他实施例。

48. 发明申请

US20090063813A1 METHOD AND SYSTEM FOR FLEXIBLE AND NEGOTIABLE EXCHANGE OF LINK LAYER FUNCTIONAL PARAMETERS 有权
公开(公告)号：US20090063813A1
公开(公告)日：2009-03-05
申请号：US12242271
申请日：2008-09-30
申请人： Phanindra K. Mannava , Victor W. Lee , Aaron T. Spink
发明人： Phanindra K. Mannava , Victor W. Lee , Aaron T. Spink
IPC分类号： G06F9/00
CPC分类号： G06F13/423
摘要： A proposal is discussed that facilitates exchanging parameters for a link layer that allows a variable number of parameters without changing a communication protocol. Likewise, the proposal allows for both components connected via the link to negotiate values for the parameters that are exchanged without a need for external agent intervention or redundancy.

49. 发明授权

US07328368B2 Dynamic interconnect width reduction to improve interconnect availability 有权
标题翻译：动态互连宽度减少，以提高互连可用性
公开(公告)号：US07328368B2
公开(公告)日：2008-02-05
申请号：US10801448
申请日：2004-03-12
申请人： Phanindra K. Mannava , Victor W. Lee , Akhilesh Kumar , Doddaballapur N. Jayasimha , Ioannis T. Schoinas
发明人： Phanindra K. Mannava , Victor W. Lee , Akhilesh Kumar , Doddaballapur N. Jayasimha , Ioannis T. Schoinas
IPC分类号： G06F11/00
CPC分类号： G06F11/0793 , G06F11/0745 , G06F11/1443 , G06F11/2007 , G06F2213/0038 , H04L1/1867 , H04L2001/0094
摘要： In some embodiments an apparatus includes a transmission error detector to detect an error of a transmission of an interconnect and a transmitting agent to retry the transmission in response to the detected error. The apparatus also includes a hard failure detector to detect a hard failure of the interconnect if the retry is unsuccessful, and a transmission width reducer to reduce a transmission width of the interconnect in response to the hard failure detector. Other embodiments are described and claimed.
摘要翻译：在一些实施例中，一种装置包括传输错误检测器，用于响应于检测到的错误来检测互连的传输错误和发送代理重试传输。如果重试不成功，该装置还包括硬故障检测器，用于检测互连的硬故障;以及传输宽度减小器，以响应于硬故障检测器来减小互连的传输宽度。描述和要求保护其他实施例。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式