会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 48. 发明授权
    • Self-biasing timing circuit for achieving long time delays
    • 用于实现长时间延迟的自偏转时序电路
    • US5128568A
    • 1992-07-07
    • US592156
    • 1990-10-03
    • Gary D. Carpenter
    • Gary D. Carpenter
    • G11B5/596G04F1/00H03K17/26H03K17/28H03K17/284
    • H03K17/26G04F1/005
    • A timing circuit in which an output can be held at a certain level or state for a particular time after the circuit is enabled. The time is established by an external resistor and capacitor. The timing circuit is self-biasing to permit operation after associated power supplies have dropped to zero. The timing of the circuit is independent of supply voltage and substantially independent of temperature variations. The timing circuit includes a number of MOSFET's which are diode connected between two nodes, and another MOSFET having a gate and one conduction electrode connected across the two nodes. The voltage between the two nodes at the beginning of the timing interval is the sum of the threshold voltages of the diode connected MOSFET's. At the end of the timing interval, the voltage between the two nodes has fallen to the threshold voltage of the single MOSFET. The timing interval is therefore dependent upon the discharge rate set by the external resistor and capacitor and the ratio of the sum of the threshold voltages of the plurality of MOSFET's to the threshold voltage of the single MOSFET. Relatively long time intervals can be achieved using this circuit with standard surface mount components for the resistor and capacitor. The circuit finds particular use in a disk drive in which a head actuator must be braked for a period of time and then retracted, with the period of time determined in an environment where the disk drive power supplies are falling to zero.