专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明授权

US07126841B2 Non-volatile memory with a single transistor and resistive memory element 失效
标题翻译：具有单个晶体管和电阻式存储器元件的非易失性存储器
公开(公告)号：US07126841B2
公开(公告)日：2006-10-24
申请号：US11061101
申请日：2005-02-18
申请人： Darrell Rinerson , Christophe Chevallier
发明人： Darrell Rinerson , Christophe Chevallier
IPC分类号： G11C11/00
CPC分类号： G11C11/5685 , G11C11/5678 , G11C13/0004 , G11C13/0007 , G11C2213/31 , G11C2213/79 , H01L27/11502 , H01L27/11507 , H01L27/2409 , H01L27/2436 , H01L27/2445 , H01L45/04 , H01L45/1233 , H01L45/147 , H01L45/1608 , H01L45/1616 , H01L45/1625 , H01L45/1641 , H01L45/1675
摘要： Non-volatile memory cell with a single semiconductor device per memory cell. The present invention generally allows for a plurality of memory cells to be formed on a semiconductor substrate that supports a semiconductor device. A multi-resistive state material layer that changes its resistive state between a low resistive state and a high resistive state upon application of a voltage pulse is formed above the substrate, generally at a very high temperature. While the layers fabricated between the substrate and the multi-resistive state material use materials that can withstand high temperature processing, the layers fabricated above the multi-resistive state material do not need to withstand high temperature processing.
摘要翻译：每个存储单元具有单个半导体器件的非易失性存储器单元。本发明通常允许在支撑半导体器件的半导体衬底上形成多个存储单元。通常在非常高的温度下，在衬底上方形成在施加电压脉冲时改变其电阻状态在低电阻状态和高电阻状态之间的多电阻状态材料层。虽然在衬底和多电阻状态材料之间制造的层使用可承受高温处理的材料，但是在多电阻状态材料之上制造的层不需要经受高温处理。

42. 发明授权

US07054183B2 Adaptive programming technique for a re-writable conductive memory device 有权
公开(公告)号：US07054183B2
公开(公告)日：2006-05-30
申请号：US11218655
申请日：2005-09-02
申请人： Darrell Rinerson , Christophe Chevallier
发明人： Darrell Rinerson , Christophe Chevallier
IPC分类号： G11C11/00
CPC分类号： G11C13/0007 , G11C13/0064 , G11C13/0069 , G11C16/3468 , G11C2013/0066 , G11C2213/31
摘要： A programming circuit is provided. As a conductive memory cell is programmed, its resistance changes. The provided programming circuit monitors the changing resistance while programming the memory cell. The programming circuit can be used to only program the memory cell for as long as programming is actually needed. Additionally, the programming circuit can be used to only program the memory cell when it has a value that needs to be changed.

43. 发明授权

US07020006B2 Discharge of conductive array lines in fast memory 有权
标题翻译：导电阵列线在快速存储器中放电
公开(公告)号：US07020006B2
公开(公告)日：2006-03-28
申请号：US10922202
申请日：2004-08-18
申请人： Christophe Chevallier , Darrell Rinerson
发明人： Christophe Chevallier , Darrell Rinerson
IPC分类号： G11C11/00
CPC分类号： G11C13/0007 , G11C11/5678 , G11C11/5685 , G11C13/0004 , G11C2213/31 , G11C2213/72 , G11C2213/74 , G11C2213/76
摘要： Circuitry that discharges conductive array lines is provided. Generally, the conductive array lines are simultaneously selected and apply an appropriate programming pulse. Accordingly, the conductive array lines need to be discharged in connection with a write operation. The discharge can occur either prior to or following a write operation.
摘要翻译：提供放电导电阵列线路的电路。通常，同时选择导电阵列线并施加适当的编程脉冲。因此，导电阵列线需要与写入操作相关地放电。放电可以在写入操作之前或之后发生。

44. 发明申请

US20060007769A1 Adaptive programming technique for a re-writable conductive memory device 有权
标题翻译：用于可重写导电存储器件的自适应编程技术
公开(公告)号：US20060007769A1
公开(公告)日：2006-01-12
申请号：US11218655
申请日：2005-09-02
申请人： Darrell Rinerson , Christophe Chevallier
发明人： Darrell Rinerson , Christophe Chevallier
IPC分类号： G11C7/02
CPC分类号： G11C13/0007 , G11C13/0064 , G11C13/0069 , G11C16/3468 , G11C2013/0066 , G11C2213/31
摘要： A programming circuit is provided. As a conductive memory cell is programmed, its resistance changes. The provided programming circuit monitors the changing resistance while programming the memory cell. The programming circuit can be used to only program the memory cell for as long as programming is actually needed. Additionally, the programming circuit can be used to only program the memory cell when it has a value that needs to be changed.
摘要翻译：提供了编程电路。由于导电存储单元被编程，其电阻变化。所提供的编程电路在编程存储器单元时监视变化的电阻。只要编程实际需要，编程电路就可以用于只对存储单元进行编程。此外，编程电路可以用于仅当存储单元具有需要改变的值时对其进行编程。

45. 发明申请

US20050243595A1 MEMORY ELEMENT HAVING ISLANDS 有权
标题翻译：有岛屿的记忆元素
公开(公告)号：US20050243595A1
公开(公告)日：2005-11-03
申请号：US10868578
申请日：2004-06-15
申请人： Darrell Rinerson , Christophe Chevallier , Philip Swab , Steve Hsia , John Sanchez , Mary Calarrudo , Steven Longcor , Wayne Kinney
发明人： Darrell Rinerson , Christophe Chevallier , Philip Swab , Steve Hsia , John Sanchez , Mary Calarrudo , Steven Longcor , Wayne Kinney
IPC分类号： G11C11/00 , G11C11/56 , G11C13/02
CPC分类号： G11C13/0011 , G11C11/5614 , G11C11/5685 , G11C13/0007 , G11C2213/31 , G11C2213/71 , G11C2213/77 , G11C2213/79
摘要： A memory including a memory element having islands is provided. The memory has address decoding circuitry and an array of memory plugs. The memory plugs include memory element that have island structures of a first material within the bulk of a second material. The island structures are typically nanoparticles. The memory plugs can be placed in a first resistive state at a first write voltage, placed in a second resistive state at a second write voltage, and have its resistive state determined at a read voltage.
摘要翻译：提供了包括具有岛的存储元件的存储器。存储器具有地址解码电路和一组存储器插头。存储器插头包括在第二材料的主体内具有第一材料的岛结构的存储元件。岛结构通常是纳米颗粒。存储器插头可以以第一写入电压处于第一电阻状态，以第二写入电压置于第二电阻状态，并且在读取电压下确定其电阻状态。

46. 发明授权

US08897050B2 Local bit lines and methods of selecting the same to access memory elements in cross-point arrays 有权
标题翻译：本地位线及其选择方法可以访问交叉点阵列中的存储器元件
公开(公告)号：US08897050B2
公开(公告)日：2014-11-25
申请号：US13588461
申请日：2012-08-17
申请人： Chang Hua Siau , Christophe Chevallier , Darrell Rinerson , Seow Fong Lim , Sri Namala
发明人： Chang Hua Siau , Christophe Chevallier , Darrell Rinerson , Seow Fong Lim , Sri Namala
IPC分类号： G11C5/02 , H01L21/82 , G11C8/00 , G11C11/00
CPC分类号： G11C5/025 , G11C5/02 , G11C8/00 , G11C11/00 , G11C13/0002 , G11C13/0007 , G11C13/0023 , G11C13/0026 , G11C13/0028 , G11C13/004 , G11C13/0061 , G11C13/0069 , G11C13/0097 , G11C2213/77 , H01L21/82 , H01L27/2481 , H01L45/16
摘要： Embodiments relate generally to semiconductors and memory technology, and more particularly, to systems, integrated circuits, and methods to implement a memory architecture that includes local bit lines for accessing subsets of memory elements, such as memory elements based on third dimensional memory technology. In at least some embodiments, an integrated circuit includes a cross-point memory array formed above a logic layer. The cross-point memory array includes X-lines and Y-lines, of which at least one Y-line includes groups of Y-line portions. Each of the Y-line portions can be arranged in parallel with other Y-line portions within a group of the Y-line portions. Also included are memory elements disposed between a subset of the X-lines and the group of the Y-line portions. In some embodiments, a decoder is configured to select a Y-line portion from the group of Y-line portions to access a subset of the memory elements.
摘要翻译：实施例通常涉及半导体和存储器技术，更具体地，涉及用于实现存储器架构的系统，集成电路和方法，该存储器架构包括用于访问诸如基于第三维存储器技术的存储器元件的存储器元件的子集的本地位线。在至少一些实施例中，集成电路包括形成在逻辑层上方的交叉点存储器阵列。交叉点存储器阵列包括X线和Y线，其中至少一条Y线包括Y线部分的组。每个Y线部分可以与一组Y线部分内的其它Y线部分平行地布置。还包括设置在X线的子集和Y线部分的组之间的存储器元件。在一些实施例中，解码器被配置为从Y组部分组中选择Y线部分以访问存储器元件的子集。

47. 发明授权

US08737151B2 Low read current architecture for memory 有权
标题翻译：低读取存储体系结构
公开(公告)号：US08737151B2
公开(公告)日：2014-05-27
申请号：US13252934
申请日：2011-10-04
申请人： Bruce Bateman , Darrell Rinerson , Christophe Chevallier , Chang Hua Siau
发明人： Bruce Bateman , Darrell Rinerson , Christophe Chevallier , Chang Hua Siau
IPC分类号： G11C7/00
CPC分类号： G11C13/004 , G11C7/12 , G11C7/22 , G11C13/0002 , G11C13/0004 , G11C13/0007 , G11C13/0009 , G11C13/0011 , G11C13/0026 , G11C13/0028 , G11C13/0061 , G11C13/0069 , G11C2013/0045 , G11C2013/0054 , G11C2213/11 , G11C2213/31 , G11C2213/32 , G11C2213/53 , G11C2213/71 , G11C2213/77
摘要： A low read current architecture for memory. Bit lines of a cross point memory array are allowed to be charged by a selected word line until a minimum voltage differential between a memory state and a reference level is assured.
摘要翻译：用于存储器的低读取当前体系结构。允许交叉点存储器阵列的位线被选择的字线充电，直到确保存储器状态和参考电平之间的最小电压差。

48. 发明授权

US07701834B2 Movable terminal in a two terminal memory array 失效
标题翻译：两个终端存储器阵列中的可移动终端
公开(公告)号：US07701834B2
公开(公告)日：2010-04-20
申请号：US11037971
申请日：2005-01-18
申请人： Darrell Rinerson , Christophe Chevallier , John E. Sanchez, Jr. , Lawerence Schloss
发明人： Darrell Rinerson , Christophe Chevallier , John E. Sanchez, Jr. , Lawerence Schloss
IPC分类号： G11B9/00
CPC分类号： G11B9/08 , B82Y10/00 , G11B9/1445
摘要： A movable terminal in a two terminal memory array. A storage medium is disposed between two terminals, one of the terminals being movable relative to the second terminal. Either one of the terminals or both terminals might actually move, resulting in one terminal being moved relative to the other terminal. A memory element disposed between the two terminals has a conductance that is responsive to a write voltage across the electrodes.
摘要翻译：二端存储器阵列中的可动端子。存储介质设置在两个端子之间，其中一个端子可相对于第二端子移动。终端或两个终端中的任一个可能实际上移动，导致一个终端相对于另一个终端移动。设置在两个端子之间的存储元件具有响应电极两端的写入电压的电导。

49. 发明授权

US07372753B1 Two-cycle sensing in a two-terminal memory array having leakage current 有权
标题翻译：具有漏电流的双端存储器阵列中的双周期感测
公开(公告)号：US07372753B1
公开(公告)日：2008-05-13
申请号：US11583676
申请日：2006-10-19
申请人： Darrell Rinerson , Christophe Chevallier , Chang Hua Siau
发明人： Darrell Rinerson , Christophe Chevallier , Chang Hua Siau
IPC分类号： G11C7/02
CPC分类号： G11C11/16 , G11C13/004 , G11C2013/0057
摘要： A two-terminal memory array includes a plurality of first and second conductive traces. An address unit operatively applies a select voltage across a selected pair of the first and second conductive traces and applies a non-select voltage potential to unselected traces. A total current flowing in the selected first conductive trace and a leakage current flowing through unselected second conductive traces are sensed by a sense unit in a one cycle or a two cycle pre-read operation. The total and leakage currents can be combined with a reference signal to derive a data signal indicative of one of a plurality of conductivity profiles that represent stored data. The conductivity profiles can be stored in a resistive state memory element that is electrically in series with the selected first and second conductive traces.
摘要翻译：双端存储器阵列包括多个第一和第二导电迹线。地址单元可操作地对所选择的第一和第二导电迹线对施加选择电压，并将非选择电压电势施加到未选择的迹线。在所选择的第一导电迹线中流动的总电流和流过未选择的第二导电迹线的漏电流在一个周期或两个周期的预读操作中由感测单元感测。总和漏电流可以与参考信号组合以导出指示表示存储的数据的多个电导率分布之一的数据信号。电导率分布可以存储在与所选择的第一和第二导电迹线电串联的电阻状态存储元件中。

50. 发明申请

US20080094929A1 TWO-CYCLE SENSING IN A TWO-TERMINAL MEMORY ARRAY HAVING LEAKAGE CURRENT 有权
标题翻译：具有漏电流的两端存储器阵列中的双周期感测
公开(公告)号：US20080094929A1
公开(公告)日：2008-04-24
申请号：US11583676
申请日：2006-10-19
申请人： Darrell Rinerson , Christophe Chevallier , Chang Hua Siau
发明人： Darrell Rinerson , Christophe Chevallier , Chang Hua Siau
IPC分类号： G11C11/00 , G11C7/02
CPC分类号： G11C11/16 , G11C13/004 , G11C2013/0057
摘要： A two-terminal memory array includes a plurality of first and second conductive traces. An address unit operatively applies a select voltage across a selected pair of the first and second conductive traces and applies a non-select voltage potential to unselected traces. A total current flowing in the selected first conductive trace and a leakage current flowing through unselected second conductive traces are sensed by a sense unit in a one cycle or a two cycle pre-read operation. The total and leakage currents can be combined with a reference signal to derive a data signal indicative of one of a plurality of conductivity profiles that represent stored data. The conductivity profiles can be stored in a resistive state memory element that is electrically in series with the selected first and second conductive traces.
摘要翻译：双端存储器阵列包括多个第一和第二导电迹线。地址单元可操作地对所选择的第一和第二导电迹线对施加选择电压，并将非选择电压电势施加到未选择的迹线。在所选择的第一导电迹线中流动的总电流和流过未选择的第二导电迹线的漏电流在一个周期或两个周期的预读操作中由感测单元感测。总和漏电流可以与参考信号组合以导出指示表示存储的数据的多个电导率分布之一的数据信号。电导率分布可以存储在与所选择的第一和第二导电迹线电串联的电阻状态存储元件中。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式