专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明申请

US20120182480A1 System and Method for Termination Powered Differential Interface Periphery 有权
标题翻译：终端电源差分接口周边系统和方法
公开(公告)号：US20120182480A1
公开(公告)日：2012-07-19
申请号：US13434270
申请日：2012-03-29
申请人： Hongwu Chi
发明人： Hongwu Chi
IPC分类号： H04N5/38
CPC分类号： H04L25/0264 , H03K19/0008 , H04L25/0272 , H04L25/028
摘要： An apparatus and method for supplying power to the peripheral circuits of a transmitter circuit, especially an HDMI transmitter circuit, is disclosed. In an HDMI transmitter, the termination resistors of the output driver are part of the receiver. DC power for the driver is supplied through these termination resistors. In prior art implementations, power supplied by the receiver circuit is wasted in the DC set-up circuit of the differential line driver. In various embodiments, this wasted power may be recovered from the remote termination to power selected peripheral circuits of the transmitter. The use of this wasted power may reduce the total system power consumption.
摘要翻译：公开了一种用于向发射机电路的外围电路，特别是HDMI发射机电路供电的装置和方法。在HDMI发送器中，输出驱动器的终端电阻是接收器的一部分。通过这些终端电阻提供驱动器的直流电源。在现有技术的实施中，由差分线路驱动器的直流建立电路中浪费了由接收器电路提供的功率。在各种实施例中，可以从远程终端恢复该浪费的功率以对发射机的所选择的外围电路供电。使用这种浪费的电源可能会降低系统总功耗。

32. 发明授权

US08199591B2 Data driver 有权
标题翻译：数据驱动
公开(公告)号：US08199591B2
公开(公告)日：2012-06-12
申请号：US12494381
申请日：2009-06-30
申请人： Dong Uk Lee , Ji Yeon Yang
发明人： Dong Uk Lee , Ji Yeon Yang
IPC分类号： G11C7/00
CPC分类号： G11C7/1051 , G11C7/1057 , G11C7/1078 , G11C7/1084 , H04L25/0264
摘要： A data driver is presented in which the data driver includes a termination/pull-up driver and a pull-down driver. The termination/pull-up driver is configured to perform a termination operation and a pull-up operation at the same time for a data output terminal during an active interval of a semiconductor memory. The pull-down driver is configured to be activated when the semiconductor memory performs a read operation, and configured to pull down the output terminal in response to a level of an input data.
摘要翻译：提出了一种数据驱动器，其中数据驱动器包括终端/上拉驱动器和下拉驱动器。终端/上拉驱动器被配置为在半导体存储器的有效间隔期间同时为数据输出端子执行终止操作和上拉操作。下拉驱动器被配置为当半导体存储器执行读取操作时被激活，并且被配置为响应于输入数据的电平来下拉输出端子。

33. 发明申请

US20120087405A1 Trace Canceller with Equalizer Adjusted for Trace Length Driving Variable-Gain Amplifier with Automatic Gain Control Loop 有权
标题翻译：具有均衡器的跟踪消除器调整为带有自动增益控制回路的跟踪长度驱动可变增益放大器
公开(公告)号：US20120087405A1
公开(公告)日：2012-04-12
申请号：US12902296
申请日：2010-10-12
申请人： Hung-Yan Cheung , Michael Y. Zhang
发明人： Hung-Yan Cheung , Michael Y. Zhang
IPC分类号： H04L25/03 , H03H7/30
CPC分类号： H04B3/466 , H04B3/146 , H04L25/0264 , H04L25/03878 , H04L25/03885
摘要： Distortions of both amplitude and phase along a transmission line are compensated for by a trace canceller inserted between a transmitter and a receiver. The trace canceller has an equalizer that compensates for a trace length between the transmitter and the trace canceller. A variable gain amplifier between the equalizer and an output buffer has its gain controlled by an automatic gain control circuit that compares low-frequency swings of the input and output of the trace canceller. The gain of the variable gain amplifier is reduced to prevent the output buffer from saturating and clipping peak voltages on its output. Thus both the variable gain amplifier and the output buffer remain in the linear region. Training pulses from the transmitter are passed through the trace canceller without clipping of peak voltages, allowing the transmitter and receiver to adjust transmission parameters to best match the transmission line.
摘要翻译：沿着传输线的幅度和相位的变形由插入在发射机和接收机之间的跟踪消除器补偿。跟踪消除器具有补偿发送器和跟踪消除器之间的跟踪长度的均衡器。均衡器和输出缓冲器之间的可变增益放大器的增益由自动增益控制电路控制，自动增益控制电路比较跟踪消除器的输入和输出的低频摆幅。降低可变增益放大器的增益，以防止输出缓冲器饱和和削减其输出端的峰值电压。因此，可变增益放大器和输出缓冲器都保持在线性区域中。来自发射机的训练脉冲通过跟踪消除器而不削减峰值电压，允许发射机和接收机调整传输参数以最好地匹配传输线路。

34. 发明申请

US20120039404A1 SYSTEM AND METHOD FOR SELECTIVELY PERFORMING SINGLE-ENDED AND DIFFERENTIAL SIGNALING 有权
标题翻译：选择性地进行单端和差分信号的系统和方法
公开(公告)号：US20120039404A1
公开(公告)日：2012-02-16
申请号：US13280456
申请日：2011-10-25
申请人： Hoe-ju CHUNG , Jung-bae LEE
发明人： Hoe-ju CHUNG , Jung-bae LEE
IPC分类号： H04L7/00 , G06F12/00 , H04L27/06
CPC分类号： H04L25/0264 , H04L25/0272
摘要： In a communication system, data is selectively transmitted using single-ended or differential signaling. The data is transmitted in relation to a plurality of clock signals having different relative phases. When the data is transmitted using single-ended signaling, data on adjacent signal lines undergo logic transitions at different times in relation to the plurality of clock signals.
摘要翻译：在通信系统中，使用单端或差分信令有选择地发送数据。相对于具有不同相对相位的多个时钟信号发送数据。当使用单端信令发送数据时，相邻信号线上的数据相对于多个时钟信号在不同时刻进行逻辑转换。

35. 发明申请

US20120007664A1 APPARATUS AND METHOD FOR RECOVERY OF WASTED POWER FROM DIFFERENTIAL DRIVERS 有权
标题翻译：从差异驱动器恢复废弃电力的装置和方法
公开(公告)号：US20120007664A1
公开(公告)日：2012-01-12
申请号：US13237779
申请日：2011-09-20
申请人： Hongwu Chi
发明人： Hongwu Chi
IPC分类号： G05F1/10
CPC分类号： H04L25/0264 , H03F3/45183 , H03F2203/45008 , H03F2203/45466 , H03F2203/45506 , H03F2203/45654 , H03F2203/45696 , H03K19/0019 , H04L25/0272 , H04L25/028
摘要： An apparatus and method for supplying power to circuits of an integrated circuit (IC) from the wasted power in low-swing high-speed differential line drivers used in the IC, is disclosed. In a high speed line driver the load resistors of the driver are connected to a power supply, either the local power supply or the receiver power supply. DC power for the driver is supplied through these resistors. A large portion of this power, supplied from the power supply is wasted in the DC set-up circuit of the differential line driver. It is proposed to use this wasted power to power selected circuits of an IC. The use of this wasted power from the drivers for powering the circuits reduces the overall power dissipation of the system.
摘要翻译：公开了一种用于在IC中使用的低挥发性高速差分线路驱动器中从浪费的电力向集成电路（IC）的电路供电的装置和方法。在高速线路驱动器中，驱动器的负载电阻连接到电源，本地电源或接收器电源。通过这些电阻提供驱动器的直流电源。从电源供应的大部分功率被浪费在差分线路驱动器的DC设置电路中。建议使用这种浪费的功率为IC的所选电路供电。使用来自驱动器的这种浪费的功率为电路供电，降低了系统的总功耗。

36. 发明授权

US08063696B2 Receiving circuit and receiving system 有权
标题翻译：接收电路和接收系统
公开(公告)号：US08063696B2
公开(公告)日：2011-11-22
申请号：US12597885
申请日：2009-02-02
申请人： Akinori Shinmyo
发明人： Akinori Shinmyo
IPC分类号： G06G7/12
CPC分类号： H04L25/0264 , H03K17/005 , H04L25/0272
摘要： An output circuit (12) converts a pair of current signals supplied to a pair of common nodes (NCa and NCb) into a pair of voltage signals (VOa and VOb). In each of input buffer circuits (11, 11, . . . ), a constant current generation section (101) generates, in an output mode, a pair of constant currents in a pair of current paths going from a pair of intermediate nodes (NMa and NMb) to a reference node (VDD1), and stops the generation of the pair of constant currents in a cutoff mode. A voltage-to-current conversion section (102) generates, in the output mode, a pair of input currents corresponding to a pair of input signals (Sa and Sb) in a pair of current paths going from the pair of intermediate nodes (NMa and NMb) to a reference node (GND) to thereby generate a pair of current signals (Ia and Ib) in a pair of current paths going from the pair of intermediate nodes (NMa and NMb) to the pair of common nodes (NCa and NCb), and stops the generation of the pair of input currents in the cutoff mode.
摘要翻译：输出电路（12）将提供给一对公共节点（NCa和NCb）的一对电流信号转换为一对电压信号（VOa和VOb）。在每个输入缓冲电路（11,11等）中，恒流产生部分（101）在输出模式中产生一对电流路径中的一对恒定电流（从一对中间节点） NMa和NMb）连接到参考节点（VDD1），并且在截止模式中停止产生一对恒定电流。电压 - 电流转换部分（102）在输出模式下产生与从一对中间节点（NMa）中的一对电流路径中的一对输入信号（Sa和Sb）相对应的一对输入电流和NMb）连接到参考节点（GND），从而在从一对中间节点（NMa和NMb）到一对公共节点（NCa和Nb）的一对电流路径中产生一对电流信号（Ia和Ib） NCb），并且在截止模式下停止生成一对输入电流。

37. 发明申请

US20110260649A1 LIGHTING APPARATUS HAVING ANALOG-TO-ANALOG SIGNAL CONVERTER 有权
标题翻译：具有模拟信号转换器的照明设备
公开(公告)号：US20110260649A1
公开(公告)日：2011-10-27
申请号：US13174573
申请日：2011-06-30
申请人： Verne Stephen Jackson , Jeanette Elisabeth Jackson
发明人： Verne Stephen Jackson , Jeanette Elisabeth Jackson
IPC分类号： H05B37/02
CPC分类号： H04J7/00 , H04L5/16 , H04L25/0264 , H04L25/0272 , H04L25/49 , H04L25/4902
摘要： The invention provides a system of generation of multi-channel analog output signals, from a single analog input signal, and the controlled activation of peripheral devices responsive to the multi-channel analog output signals. A single-channel to multi-channel analog-to-analog converter is provided to convert the single analog input signal to multiple output channels. Uni-directional coupling is used for coupling and mixing the multi-channel outputs and transferring the mixed outputs to a data bus. Signals on the data bus are used to drive the multiple peripheral devices.
摘要翻译：本发明提供了从单个模拟输入信号产生多通道模拟输出信号的系统，以及响应于多通道模拟输出信号的外围设备的受控激活。提供单通道至多通道模数转换器将单个模拟输入信号转换为多个输出通道。单向耦合用于耦合和混合多通道输出并将混合输出传输到数据总线。数据总线上的信号用于驱动多个外围设备。

38. 发明申请

US20110260627A1 METHODS FOR CONTROLLING LIGHT SOURCES USING ANALOG-TO-ANALOG MAPPINGS 有权
标题翻译：使用模拟到模拟映射控制光源的方法
公开(公告)号：US20110260627A1
公开(公告)日：2011-10-27
申请号：US13174578
申请日：2011-06-30
申请人： Verne Stephen JACKSON , Jeanette Elisabeth JACKSON
发明人： Verne Stephen JACKSON , Jeanette Elisabeth JACKSON
IPC分类号： H05B37/02
CPC分类号： H04J7/00 , H04L5/16 , H04L25/0264 , H04L25/0272 , H04L25/49 , H04L25/4902
摘要： The invention provides a system of generation of multi-channel analog output signals, from a single analog input signal, and the controlled activation of peripheral devices responsive to the multi-channel analog output signals. A single-channel to multi-channel analog-to-analog converter is provided to convert the single analog input signal to multiple output channels. Uni-directional coupling is used for coupling and mixing the multi-channel outputs and transferring the mixed outputs to a data bus. Signals on the data bus are used to drive the multiple peripheral devices.
摘要翻译：本发明提供了从单个模拟输入信号产生多通道模拟输出信号的系统，以及响应于多通道模拟输出信号的外围设备的受控激活。提供单通道至多通道模数转换器将单个模拟输入信号转换为多个输出通道。单向耦合用于耦合和混合多通道输出并将混合输出传输到数据总线。数据总线上的信号用于驱动多个外围设备。

39. 发明申请

US20110156791A1 OUTPUT CIRCUIT OF SEMICONDUCTOR DEVICE 有权
标题翻译：半导体器件的输出电路
公开(公告)号：US20110156791A1
公开(公告)日：2011-06-30
申请号：US13043873
申请日：2011-03-09
申请人： Chang-Kyu Choi , Kyung-Hoon Kim
发明人： Chang-Kyu Choi , Kyung-Hoon Kim
IPC分类号： H03L5/00
CPC分类号： H03K5/08 , H04L25/0264 , H04L25/028
摘要： An output circuit of a semiconductor device includes a signal selector configured to receive first and second input data signals and sequentially outputting the first and second input data signals in response to a phase signal; and an output level controller configured to control a voltage level of an output signal of the signal selector based on the first and second input data signals.
摘要翻译：半导体器件的输出电路包括：信号选择器，被配置为接收第一和第二输入数据信号，并响应于相位信号顺序地输出第一和第二输入数据信号; 以及输出电平控制器，被配置为基于第一和第二输入数据信号来控制信号选择器的输出信号的电压电平。

40. 发明授权

US07924060B2 Output circuit of semiconductor device 有权
标题翻译：半导体器件的输出电路
公开(公告)号：US07924060B2
公开(公告)日：2011-04-12
申请号：US12347446
申请日：2008-12-31
申请人： Chang-Kyu Choi , Kyung-Hoon Kim
发明人： Chang-Kyu Choi , Kyung-Hoon Kim
IPC分类号： H03K19/20
CPC分类号： H03K5/08 , H04L25/0264 , H04L25/028
摘要： An output circuit of a semiconductor device includes a signal selector configured to receive first and second input data signals and sequentially outputting the first and second input data signals in response to a phase signal; and an output level controller configured to control a voltage level of an output signal of the signal selector based on the first and second input data signals.
摘要翻译：半导体器件的输出电路包括：信号选择器，被配置为接收第一和第二输入数据信号，并响应于相位信号顺序地输出第一和第二输入数据信号; 以及输出电平控制器，被配置为基于第一和第二输入数据信号来控制信号选择器的输出信号的电压电平。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式