专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明申请

US20030142737A1 Fast bit-error-rate (BER) test 有权
标题翻译：快速误码率（BER）测试
公开(公告)号：US20030142737A1
公开(公告)日：2003-07-31
申请号：US10060755
申请日：2002-01-29
发明人： Tony Tarng
IPC分类号： H04L007/00 , H03D003/24
CPC分类号： H04L1/24 , G01R31/3171 , G01R31/3193 , H04L7/04
摘要： A bit-error-rate (BER) test is a crucial test for wireless devices to pass, since a device with a high BER does not perform at its best. BER tests are both costly and difficult to perform due to a delay incurred by the device under test (DUT) 215 and the testing hardware that is variable in nature. Because the delay is variable, a hardware BER test that can compensate for the delay is difficult to build and a software BER test that can easily compensate for the delay is very slow. The present invention provides a method and apparatus that can compensate for the variable delay. By doing so, a hardware BER test, which is considerably faster than a software BER test, is easily implemented.
摘要翻译：误码率（BER）测试是无线设备通过的关键测试，因为具有高BER的设备不能达到最佳性能。由于被测设备（DUT）215和本质上可变的测试硬件造成的延迟，BER测试既费钱又难以执行。由于延迟是可变的，因此难以构建可以补偿延迟的硬件BER测试，并且可以容易地补偿延迟的软件BER测试非常慢。本发明提供了可以补偿可变延迟的方法和装置。通过这样做，硬件BER测试比软件BER测试快得多，容易实现。

32. 发明授权

US09672089B2 Method to determine BER (bit error rate) from an eye diagram 有权
公开(公告)号：US09672089B2
公开(公告)日：2017-06-06
申请号：US14519703
申请日：2014-10-21
申请人： Tektronix, Inc.
发明人： Richard J. Poulo
IPC分类号： G06F11/07 , G01R13/02 , G01R31/317 , G06F11/36
CPC分类号： G06F11/076 , G01R13/029 , G01R31/3171
摘要： A system and method for calculating a bit error rate for a mask is described. For each time during the time duration of the mask, the minimum and maximum voltages of the mask at that time are determined. The maximum bit error rate can be calculated for each time by integrating between those voltages. The maximum bit error rate for all times during the time duration of the mask can be selected as the maximum bit error rate for the mask.

33. 发明授权

US09618965B2 Dynamic calibration of data patterns 有权
公开(公告)号：US09618965B2
公开(公告)日：2017-04-11
申请号：US14814137
申请日：2015-07-30
申请人： Tektronix, Inc.
发明人： Ganesh K. Kumar , Krishna N H Sri , Madhusudhan Acharya , Kamlesh Mishra
IPC分类号： G06F1/10 , G06F1/04 , H03K5/135
CPC分类号： G06F1/10 , G01R31/31709 , G01R31/3171
摘要： A system for dynamically calibrating operational parameters of a Device Under Test (DUT) includes a signal generator for generating a data pattern, a DUT structured to generate a clock signal, an oscilloscope structured to measure margins of the generated clock signal compared to an eye-diagram produced on the oscilloscope from the data pattern, and a calibration unit. The calibration unit can produce a candidate a jitter value for the signal generator, receive a determination from the oscilloscope whether the data pattern generated with the candidate jitter value causes the DUT to produce the generated clock signal within a pre-determined tolerance level, and modify the jitter value accordingly. The calibration unit may also be further structured to generate voltage swing values.

34. 发明申请

US20170052558A1 METHOD AND APPARATUS FOR CLOCKED DATA EYE MEASUREMENT 有权
标题翻译：用于时钟数据眼测量的方法和装置
公开(公告)号：US20170052558A1
公开(公告)日：2017-02-23
申请号：US14830138
申请日：2015-08-19
申请人： International Business Machines Corporation
发明人： Layne A. BERGE , Benjamin A. FOX , Wesley D. MARTIN , George R. ZETTLES, IV
IPC分类号： G06F1/12
CPC分类号： G06F1/12 , G01R31/3171 , H04L1/20
摘要： Method and apparatus for clocked data eye measurement at synchronous interfaces is provided. A receiver may generate first vector information corresponding to data received on at least one communication channel at the receiver. The receiver may generate second information regarding when the data was latched by a clock signal, the clock signal being received on a separate communication channel at the receiver. The first vector information may be combined with the second information to generate combined information, the combined information indicating a quality of latching the data.
摘要翻译：提供了同步接口时钟数据眼测量的方法和装置。接收机可以生成对应于在接收机处的至少一个通信信道上接收的数据的第一向量信息。接收机可以产生关于数据被时钟信号锁存的时间信号的第二信息，时钟信号在接收机的单独的通信信道上被接收。第一矢量信息可以与第二信息组合以产生组合信息，组合信息指示锁存数据的质量。

35. 发明申请

US20160282414A1 BOUNDARY SCAN TESTING WITH LOOPBACKS 审中-公开
标题翻译：边界扫描测试与循环
公开(公告)号：US20160282414A1
公开(公告)日：2016-09-29
申请号：US14665621
申请日：2015-03-23
申请人： NetApp, Inc.
发明人： Bryan J. Gielarowski , Hor-Lam Cheuk , Richard M. Strong
IPC分类号： G01R31/317 , G01R31/3177
CPC分类号： G01R31/31855 , G01R31/2815 , G01R31/3171 , G01R31/31716 , G01R31/31723 , G01R31/318586
摘要： JTAG testing can be facilitated by providing loopbacks in a circuit that lacks a JTAG interface. A loopback may be created by connecting a receiving pin to a transmit pin of a circuit that lacks the JTAG interface. The loopback would cause a test value received in the circuit to be transmitted back out of the circuit. Therefore, a test value may be sent from an integrated circuit with a JTAG interface and then read back at the same integrated circuit with the JTAG interface. Using a loopback allows the interconnects between two integrated circuits to be tested despite one integrated circuit lacking a JTAG interface. Using the loopback also frees up pins for one of the integrated circuits that would otherwise be used by the JTAG interface.
摘要翻译：可以通过在缺少JTAG接口的电路中提供环回来方便JTAG测试。可以通过将接收引脚连接到缺少JTAG接口的电路的发送引脚来创建环回。环回将导致在电路中接收到的测试值被传回电路。因此，可以从具有JTAG接口的集成电路发送测试值，然后在与JTAG接口相同的集成电路上回读。尽管一个集成电路缺少JTAG接口，但是使用环回允许测试两个集成电路之间的互连。使用环回也可以释放JTAG接口将使用的集成电路之一的引脚。

36. 发明授权

US09442136B2 Real-time oscilloscope for generating a fast real-time eye diagram 有权
标题翻译：用于生成快速实时眼图的实时示波器
公开(公告)号：US09442136B2
公开(公告)日：2016-09-13
申请号：US14016129
申请日：2013-09-01
申请人： Keysight Technologies, Inc.
发明人： Christopher P. Duff
IPC分类号： G06F19/00 , G01R13/02 , G01R31/317
CPC分类号： G01R13/0254 , G01R13/0236 , G01R31/3171
摘要： Disclosed is an improved real-time oscilloscope (“IRTO”) for generating a fast worst-case real-time eye diagram from an input signal. The IRTO may include signal conditioning circuitry, a digitizer, an acquisition memory, a clock and data recovery (“CDR”) module, a worst-case real-time eye diagram rendering (“WRTER”) module, and a display.
摘要翻译：公开了一种改进的实时示波器（“IRTO”），用于从输入信号生成快速最差情况的实时眼图。 IRTO可以包括信号调节电路，数字转换器，采集存储器，时钟和数据恢复（“CDR”）模块，最坏情况的实时眼图呈现（“WRTER”）模块和显示器。

37. 发明授权

US09240848B2 Eye quality monitoring system and method 有权
标题翻译：眼睛质量监测系统及方法
公开(公告)号：US09240848B2
公开(公告)日：2016-01-19
申请号：US14299037
申请日：2014-06-09
申请人： Tyco Electronics Corporation
发明人： Iain Ross Mactaggart
IPC分类号： H04B3/46 , H04B17/00 , H04Q1/20
CPC分类号： H04B17/00 , G01R31/3171 , H04L1/205 , H04L7/033
摘要： An eye quality monitoring system may include an eye quality monitor that includes a charge pump that is configured to output (a) a first charge in a first direction upon detection of a first transition of a sampled non-return-to-zero (NRZ) data signal in a first region of a unit interval of an eye pattern, and (b) a second charge in a second direction upon detection of a second transition of the sampled NRZ data signal in a second region of the unit interval of the eye pattern. The first direction is opposite from the second direction. The eye quality monitor is configured to form an eye quality output that relates to a quality of the eye pattern based on the first and second charges.
摘要翻译：眼睛质量监测系统可以包括眼睛质量监测器，其包括电荷泵，其被配置为在检测到采样的不归零（NRZ）的第一转换时，以第一方向输出（a）第一电荷，数据信号在眼图单元间隔的第一区域中，以及（b）在检测到所述采样的NRZ数据信号在眼图的单位间隔的第二区域中的第二转变时在第二方向上的第二电荷。第一方向与第二方向相反。眼睛质量监视器被配置为形成与基于第一和第二电荷的眼图的质量相关的眼睛质量输出。

38. 发明申请

US20150377967A1 DUTY CYCLE BASED TIMING MARGINING FOR I/O AC TIMING 有权
标题翻译：用于I / O交流时序的基于周期的时序计时
公开(公告)号：US20150377967A1
公开(公告)日：2015-12-31
申请号：US14319528
申请日：2014-06-30
申请人： BHARANI THIRUVENGADAM , CHRISTOPHER NELSON
发明人： BHARANI THIRUVENGADAM , CHRISTOPHER NELSON
IPC分类号： G01R31/317 , G01R31/3177
CPC分类号： G01R31/31715 , G01R31/3171
摘要： Testing I/O (input/output) eye width for an interface with an inverted modulated strobe or clock signal. An I/O interface includes multiple signal lines, each with a hardware I/O buffer with timing characteristics. A system generates a strobe signal with a triggering edge that triggers a write, and a trailing edge that is modulated by adjusting the duty cycle of the strobe signal. The system inverts the modulated strobe signal to generate an inverted strobe signal, wherein the inverted strobe signal has a modulated triggering edge generated from inverting the modulated trailing edge. The device under test writes test data based on the triggering edge of the original strobe signal and reads test data based on the triggering edge of the inverted strobe signal.
摘要翻译：测试具有反相调制选通脉冲或时钟信号的接口的I / O（输入/输出）眼宽。 I / O接口包括多条信号线，每条信号线都带有具有定时特性的硬件I / O缓冲器。系统产生具有触发写入的触发边缘的选通信号，以及通过调整选通信号的占空比来调制的后沿。系统将调制的选通信号反相以产生反相选通信号，其中反相选通信号具有从调制的后沿反相产生的调制触发沿。被测器件根据原始选通信号的触发边沿写入测试数据，并根据反相选通信号的触发沿读取测试数据。

39. 发明申请

US20150332735A1 DYNAMIC CONTROL OF SIGNALING POWER BASED ON AN ERROR RATE 有权
标题翻译：基于错误率的信号功率动态控制
公开(公告)号：US20150332735A1
公开(公告)日：2015-11-19
申请号：US14280313
申请日：2014-05-16
申请人： QUALCOMM Incorporated
发明人： Dexter Tamio CHUN , Vaishnav SRINIVAS , David Ian WEST , Deepti Vijayalakshmi SRIRAMAGIRI , Jungwon SUH , Jason THURSTON
IPC分类号： G11C5/14 , G06F11/07
CPC分类号： G11C5/147 , G01R31/31709 , G01R31/3171 , G06F11/076 , G06F11/1004
摘要： Writing to and reading from dynamic random access memory (DRAM) by a system on chip (SoC) over a multiphase multilane memory bus has power consumption optimized based on bit error rate (BER) and one or more thresholds. The bit error rate (BER) may be measured and used to control parameters to achieve optimal balance between power consumption and accuracy. The bit error rate (BER) measurement, purposely adding jitter, and checking against the thresholds is performed during normal mission-mode operation with live traffic. Error detection may cover every memory data transaction that has a block of binary data.
摘要翻译：通过多相多路存储器总线通过片上系统（SoC）写入和读取动态随机存取存储器（DRAM）的功耗基于误码率（BER）和一个或多个阈值进行优化。可以测量误码率（BER）并用于控制参数以实现功耗和精度之间的最佳平衡。在正常任务模式操作与实时流量期间，执行误码率（BER）测量，有意添加抖动和检查阈值。错误检测可以涵盖具有二进制数据块的每个存储器数据事务。

40. 发明授权

US09135109B2 Determination of optimum threshold voltage to read data values in memory cells 有权
标题翻译：确定最佳阈值电压以读取存储器单元中的数据值
公开(公告)号：US09135109B2
公开(公告)日：2015-09-15
申请号：US13794716
申请日：2013-03-11
申请人： Seagate Technology LLC
发明人： Mai A. Ghaly , Bruce Douglas Emo
IPC分类号： G06F11/00 , G06F11/10 , G01R31/317 , G11C16/34 , G11C7/14 , G11C29/02
CPC分类号： G06F11/1008 , G01R31/3171 , G06F11/1048 , G11C7/14 , G11C16/3404 , G11C29/021 , G11C29/028
摘要： An adaptive search scheme leads to threshold voltages that have lower bit error rates over initial values. An initial reference voltage is used and data is measured for set steps in voltage about the initial value sufficient to fit a polynomial curve. A minimum is used to determine the lowest bit error rate and corresponding optimum threshold voltage. This voltage is adopted as the new threshold voltage for reading the given data.
摘要翻译：自适应搜索方案导致阈值电压与初始值相比具有较低的误码率。使用初始参考电压，并且测量关于初始值的电压的设定步长的数据，以足以拟合多项式曲线。最小值用于确定最低误码率和相应的最佳阈值电压。该电压被用作读取给定数据的新阈值电压。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式