会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 33. 发明申请
    • Display device
    • 显示设备
    • US20090225019A1
    • 2009-09-10
    • US12379521
    • 2009-02-24
    • Toshio MiyazawaMasahiro MakiHideo SatoTakumi Shigaki
    • Toshio MiyazawaMasahiro MakiHideo SatoTakumi Shigaki
    • G09G3/36
    • G09G3/3677G09G3/3688G09G2310/0286G11C19/184
    • In a display device which includes a driver circuit having a shift register circuit, the shift register circuit is constituted of basic circuits in plural stages. Each basic circuit is constituted of a circuit A, a circuit B and a circuit C. The circuit A fetches a first drive clock (or a second drive clock) inputted from the outside when transfer data is inputted to the circuit A from a circuit of preceding stage, outputs the transfer data as a shift output of own stage, and transfers the transfer data to the circuit B. The circuit B transfers the transfer data to the circuit A of the basic circuit of the succeeding stage, and resets the circuit C. The circuit C resets the circuit A and the circuit B in synchronism with the first drive clock (or the second drive clock) generated at next timing or succeeding timing of the first drive clock.
    • 在包括具有移位寄存器电路的驱动电路的显示装置中,移位寄存器电路由多级的基本电路构成。 每个基本电路由电路A,电路B和电路C构成。当传输数据从电路A的电路输入到电路A时,电路A取出从外部输入的第一驱动时钟(或第二驱动时钟) 输出传输数据作为自身级的移位输出,并将传送数据传送到电路B.电路B将传送数据传送到后级基本电路的电路A,并将电路C 电路C与在第一驱动时钟的下一定时或后续定时产生的第一驱动时钟(或第二驱动时钟)同步地复位电路A和电路B.
    • 34. 发明授权
    • Display device
    • 显示设备
    • US07167154B2
    • 2007-01-23
    • US10337365
    • 2003-01-07
    • Tomohiko SatoToshio MiyazawaHideo SatoMasahiro Maki
    • Tomohiko SatoToshio MiyazawaHideo SatoMasahiro Maki
    • G09G3/36
    • G11C19/184G09G3/3677G09G3/3688
    • The present invention provides a display device including a scanning driving circuit which exhibits the high degree of freedom in designing of waveforms of scanning signals while ensuring the reduction of power consumption. A shift register served for a scanning driving circuit is driven at a voltage lower than a voltage amplitude of scanning signals. Booster circuits are provided corresponding to respective stages of the shift register. To each booster circuit, a common scanning signal which is in common with other booster circuits is inputted as a signal separate from a shift register output. The scanning signal is selected from the common scanning signal during a period in which the scanning signal is selected in response to the shift register output and the selected scanning signal is outputted to respective gate lines.
    • 本发明提供了一种显示装置,其包括扫描驱动电路,其在确保降低功耗的同时表现出扫描信号的波形设计的高自由度。 用于扫描驱动电路的移位寄存器以低于扫描信号的电压幅度的电压驱动。 对应于移位寄存器的各个级提供加强电路。 对于每个升压电路,与其他升压电路相同的公共扫描信号作为与移位寄存器输出分离的信号被输入。 在扫描信号响应于移位寄存器输出被选择的时段期间,从公共扫描信号中选择扫描信号,并且所选择的扫描信号被输出到各个栅极线。
    • 35. 发明申请
    • Display device
    • 显示设备
    • US20060221034A1
    • 2006-10-05
    • US11384363
    • 2006-03-21
    • Takayuki NakaoHideo SatoMasahiro MakiToshio Miyazawa
    • Takayuki NakaoHideo SatoMasahiro MakiToshio Miyazawa
    • G09G3/36
    • G09G3/3655
    • The present invention provides a display device which includes a common electrode drive circuit having the single channel constitution which can miniaturize a circuit scale without increasing elements compared to a conventional display device. A display device includes a plurality of pixels and a common electrode drive circuit. The common electrode drive circuit includes a plurality of basic circuits, wherein the basic circuit includes a first circuit which latches a first input signal at a point of time that a clock signal is changed to a first voltage level from a second voltage level; a second circuit which latches a second input signal at the point of time that the clock signal is changed to the first voltage level from the second voltage level; a first switching circuit which is turned on based on the voltage latched by the first circuit and outputs a first power source voltage to an output terminal in an ON state; and a second switching circuit which is turned on based on the voltage which is latched by the second circuit and outputs a second power source voltage to an output terminal in an ON state, wherein when the first input signal assumes the second voltage level, the second input signal assumes the first voltage level, and when the second input signal assumes the second voltage level, the first input signal assumes the first voltage level, and after the clock signal is changed to the second voltage level from the first voltage level and before the clock signal returns to the first voltage level from the second voltage level, either one of the first input signal and the second input signal is changed to the second voltage level form the first voltage level.
    • 本发明提供了一种显示装置,其包括具有单通道结构的公共电极驱动电路,其可以与常规显示装置相比能够使电路规模小型化而不增加元件。 显示装置包括多个像素和公共电极驱动电路。 公共电极驱动电路包括多个基本电路,其中基本电路包括第一电路,其在时钟信号从第二电压电平变为第一电压电平的时间点锁存第一输入信号; 第二电路,其在时钟信号从第二电压电平改变为第一电压电平的时间点锁存第二输入信号; 第一开关电路基于由第一电路锁存的电压而导通,并将第一电源电压输出到处于导通状态的输出端子; 以及第二开关电路,其基于由所述第二电路锁存的电压而导通,并将第二电源电压输出到处于导通状态的输出端子,其中当所述第一输入信号呈现所述第二电压电平时,所述第二开关电路 输入信号呈现第一电压电平,并且当第二输入信号呈现第二电压电平时,第一输入信号呈现第一电压电平,并且在时钟信号从第一电压电平变化到第二电压电平之后并且在 时钟信号从第二电压电平返回到第一电压电平,第一输入信号和第二输入信号中的任一个被改变为形成第一电压电平的第二电压电平。
    • 36. 发明申请
    • DISPLAY DEVICE
    • 显示设备
    • US20100171739A1
    • 2010-07-08
    • US12684317
    • 2010-01-08
    • Takayuki NAKAOHideo SatoMasahiro MakiToshio Miyazawa
    • Takayuki NAKAOHideo SatoMasahiro MakiToshio Miyazawa
    • G06F3/038
    • G09G3/3655
    • The present invention provides a display device which includes a common electrode drive circuit having the single channel constitution which can miniaturize a circuit scale without increasing elements compared to a conventional display device. A display device includes a plurality of pixels and a common electrode drive circuit. The common electrode drive circuit includes a plurality of basic circuits, wherein the basic circuit includes a first circuit which latches a first input signal at a point of time that a clock signal is changed to a first voltage level from a second voltage level; a second circuit which latches a second input signal at the point of time that the clock signal is changed to the first voltage level from the second voltage level; a first switching circuit which is turned on based on the first circuit and a second switching circuit which is turned on based on the voltage second circuit.
    • 本发明提供了一种显示装置,其包括具有单通道结构的公共电极驱动电路,其可以与常规显示装置相比能够使电路规模小型化而不增加元件。 显示装置包括多个像素和公共电极驱动电路。 公共电极驱动电路包括多个基本电路,其中基本电路包括第一电路,其在时钟信号从第二电压电平变为第一电压电平的时间点锁存第一输入信号; 第二电路,其在时钟信号从第二电压电平改变为第一电压电平的时间点锁存第二输入信号; 基于第一电路接通的第一开关电路和基于电压第二电路导通的第二开关电路。
    • 39. 发明授权
    • Display device having an improved voltage level converter circuit
    • 显示装置具有改进的电压电平转换器电路
    • US06686899B2
    • 2004-02-03
    • US09988209
    • 2001-11-19
    • Toshio MiyazawaHideo SatouTomohiko SatouMasahiro Maki
    • Toshio MiyazawaHideo SatouTomohiko SatouMasahiro Maki
    • G09G336
    • H03K5/003G09G3/3648G09G2300/0408G09G2310/0289G09G2330/02H03K19/0013H03K19/018571
    • A display device has a driver including a level converter formed of polysilicon MISTFTs. The level converter includes first, second and third N-channel MISTFTs (NMISTFTs) and first, second and third P-channel MISTFTs (PMISTFTs). Gate and first terminals of the first NMISTFT and PMISTFT, and a gate terminal of the third PMISTFT are coupled to an input terminal via a capacitance. Second terminals of the second NMISTFT and PMISTFT, and a gate terminal of third NMISTFT are coupled to the input terminal via a capacitance. A first terminal of the third PMISTFT, and second terminals of the first NMISTFT and PMISTFT are coupled to a high voltage. A second terminal of the third NMISTFT, gate and first terminals of the second NMISTFT and PMISTFT are coupled to a low voltage. A second terminal of the third PMISTFT and a first terminal of the third NMISTFT are connected to an output terminal.
    • 显示装置具有包括由多晶硅MISTFT形成的电平转换器的驱动器。 电平转换器包括第一,第二和第三N信道MISTFT(NMISTFT)和第一,第二和第三P信道MISTFT(PMISTFT)。 第一NMISTFT和PMISTFT的栅极和第一端子以及第三PMISTFT的栅极端子经由电容耦合到输入端子。 第二NMISTFT和PMISTFT的第二端子和第三NMISTFT的栅极端子经由电容耦合到输入端子。 第三PMISTFT的第一端子和第一NMISTFT和PMISTFT的第二端子耦合到高电压。 第三NMISTFT的第二端子,第二NMISTFT和PMISTFT的栅极和第一端子耦合到低电压。 第三PMISTFT的第二端子和第三NMISTFT的第一端子连接到输出端子。