专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明申请

US20050131664A1 Characterizing input/output models 有权
标题翻译：表征输入/输出模型
公开(公告)号：US20050131664A1
公开(公告)日：2005-06-16
申请号：US10732952
申请日：2003-12-11
申请人： Zhaoqing Chen , Jan Garrett-Hoffman , Hubert Harrer , Stephen White
发明人： Zhaoqing Chen , Jan Garrett-Hoffman , Hubert Harrer , Stephen White
IPC分类号： G06F17/50
CPC分类号： G06F17/5022
摘要： A method, apparatus, system, and signal-bearing medium that in an embodiment select a simulator input fragment, characterize an I/O model using a set of simulator input fragments, create a set of behavioral models based on the characterization and compare the set of behavioral models to the I/O model. In an embodiment, the set of behavioral models is compared to the I/O model by creating simulator input decks that include net topology for the I/O model and the set of behavioral models, simulating the decks, and comparing the output from the simulating.
摘要翻译：一种方法，装置，系统和信号承载介质，其在一个实施例中选择模拟器输入片段，使用一组模拟器输入片段表征I / O模型，基于表征创建一组行为模型并比较该组的行为模型到I / O模型。在一个实施例中，将行为模型集合与I / O模型进行比较，通过创建包括I / O模型的网络拓扑和模拟甲板的行为模型集合的仿真器输入卡，并将来自模拟的。

32. 发明申请

US20050050489A1 Electronic circuit design analysis system 失效
标题翻译：电子电路设计分析系统
公开(公告)号：US20050050489A1
公开(公告)日：2005-03-03
申请号：US10651151
申请日：2003-08-28
申请人： Thaddeus Chen , Zhaoqing Chen , Hubert Harrer , Jan Hoffman , Susan Karwoski , Joonsuk Park , Stephen White , John Zack
发明人： Thaddeus Chen , Zhaoqing Chen , Hubert Harrer , Jan Hoffman , Susan Karwoski , Joonsuk Park , Stephen White , John Zack
IPC分类号： G06F17/50
CPC分类号： G06F17/5022
摘要： A method, apparatus and program product generate package files that are separately stored and selectively combined to generate a net file suited for system simulation and analysis. Selective combination of the package files using respective reference connections of each package enables focused and efficient modeling of design performance characteristics.
摘要翻译：方法，装置和程序产品生成分开存储并选择性组合的包文件，以生成适合于系统仿真和分析的网文件。使用每个包的相应参考连接选择性组合包文件可以对设计性能特征进行集中和高效的建模。

33. 发明申请

US20120278519A1 UPDATING INTERFACE SETTINGS FOR AN INTERFACE 有权
标题翻译：更新接口界面设置
公开(公告)号：US20120278519A1
公开(公告)日：2012-11-01
申请号：US13456277
申请日：2012-04-26
申请人： Frank W. Angelotti , Michael D. Campbell , Kenneth L. Christian , Martin Eckert , Hubert Harrer , Rohan Jones , Neil A. Malek , Gary A. Peterson , Andrew A. Turner , Dermot Weldon
发明人： Frank W. Angelotti , Michael D. Campbell , Kenneth L. Christian , Martin Eckert , Hubert Harrer , Rohan Jones , Neil A. Malek , Gary A. Peterson , Andrew A. Turner , Dermot Weldon
IPC分类号： G06F13/36
CPC分类号： G06F13/102
摘要： A computer system includes a processor, and the processor includes at least one interface for communicating with an electronic component. Each of the at least one interface has a set of interface settings. The computer system further includes a memory containing machine executable instructions. Execution of the instructions causes the processor to: monitor communications traffic on the at least one interface; store, eye distribution data acquired during the monitoring of the communications traffic in a database; compare the eye distribution data to a set of predetermined criteria; and generate a set of updated interface settings if the eye distribution does not satisfy the set of predetermined criteria.
摘要翻译：计算机系统包括处理器，并且处理器包括用于与电子部件通信的至少一个接口。至少一个接口中的每一个具有一组接口设置。计算机系统还包括含有机器可执行指令的存储器。指令的执行导致处理器：监视至少一个接口上的通信流量; 在监视数据库内的通信流量时获取的眼睛分布数据; 将眼睛分布数据与一组预定标准进行比较; 并且如果眼睛分布不满足预定标准的集合，则生成一组更新的界面设置。

34. 发明授权

US07131080B2 Simulation management system 有权
标题翻译：仿真管理系统
公开(公告)号：US07131080B2
公开(公告)日：2006-10-31
申请号：US10651150
申请日：2003-08-28
申请人： Thaddeus Chen , Zhaoqing Chen , Hubert Harrer , Jan Elizabeth Hoffman , Susan Marie Karwoski , Joonsuk Park , Edwin Scott Reichmann , Stephen Bruce White , John W. Zack
发明人： Thaddeus Chen , Zhaoqing Chen , Hubert Harrer , Jan Elizabeth Hoffman , Susan Marie Karwoski , Joonsuk Park , Edwin Scott Reichmann , Stephen Bruce White , John W. Zack
IPC分类号： G06F17/50
CPC分类号： G06F17/5022
摘要： A method, apparatus and program product oversee and coordinate the automatic generation, monitoring and submission of package files and other modeling processes to enable focused, flexible and efficient modeling of design performance characteristics.
摘要翻译：方法，设备和程序产品监督和协调包文件和其他建模过程的自动生成，监控和提交，以实现设计性能特征的集中，灵活和高效建模。

35. 发明授权

US07111275B2 Electronic circuit design analysis system 失效
标题翻译：电子电路设计分析系统
公开(公告)号：US07111275B2
公开(公告)日：2006-09-19
申请号：US10651151
申请日：2003-08-28
申请人： Thaddeus Chen , Zhaoqing Chen , Hubert Harrer , Jan Elizabeth Hoffman , Susan Marie Karwoski , Joonsuk Park , Stephen Bruce White , John W. Zack
发明人： Thaddeus Chen , Zhaoqing Chen , Hubert Harrer , Jan Elizabeth Hoffman , Susan Marie Karwoski , Joonsuk Park , Stephen Bruce White , John W. Zack
IPC分类号： G06F17/50
CPC分类号： G06F17/5022
摘要： A method, apparatus and program product generate package files that are separately stored and selectively combined to generate a net file suited for system simulation and analysis. Selective combination of the package files using respective reference connections of each package enables focused and efficient modeling of design performance characteristics.
摘要翻译：方法，装置和程序产品生成分开存储并选择性组合的包文件，以生成适合于系统仿真和分析的网文件。使用每个包的相应参考连接选择性组合包文件可以对设计性能特征进行集中和高效的建模。

36. 发明申请

US20050049841A1 Simulation management system 有权
标题翻译：仿真管理系统
公开(公告)号：US20050049841A1
公开(公告)日：2005-03-03
申请号：US10651150
申请日：2003-08-28
申请人： Thaddeus Chen , Zhaoqing Chen , Hubert Harrer , Jan Hoffman , Susan Karwoski , Joonsuk Park , Edwin Reichmann , Stephen White , John Zack
发明人： Thaddeus Chen , Zhaoqing Chen , Hubert Harrer , Jan Hoffman , Susan Karwoski , Joonsuk Park , Edwin Reichmann , Stephen White , John Zack
IPC分类号： G06F17/50
CPC分类号： G06F17/5022
摘要： A method, apparatus and program product oversee and coordinate the automatic generation, monitoring and submission of package files and other modeling processes to enable focused, flexible and efficient modeling of design performance characteristics.
摘要翻译：方法，设备和程序产品监督和协调包文件和其他建模过程的自动生成，监控和提交，以实现设计性能特征的集中，灵活和高效建模。

37. 发明授权

US08766760B2 Switchgear unit for switching high DC voltages 有权
标题翻译：用于切换高直流电压的开关柜
公开(公告)号：US08766760B2
公开(公告)日：2014-07-01
申请号：US13537918
申请日：2012-06-29
申请人： Waldemar Weber , Klaus Werner , Hubert Harrer , Wolfgang Schmidt
发明人： Waldemar Weber , Klaus Werner , Hubert Harrer , Wolfgang Schmidt
IPC分类号： H01H85/00 , H01H71/20 , H01H85/02
CPC分类号： H01H9/32 , H01H37/761 , H01H71/122 , H01H83/10
摘要： A switchgear unit switches high DC voltages, particularly for interrupting of direct current between a direct current source and an electrical device. The switchgear unit contains two connections which project from a housing and which are electrically conductively coupled by a conductor path, a contact system which is arranged between the first and second connections and an isolating apparatus that can be tripped by a thermal fuse. The thermal fuse contains a melting location which is arranged in the conductor path and which is connected first to the contact system and second via a moving conductor section to the first connection. The isolating apparatus is tripped and the connection between the conductor section and the contact system is broken at the melting location when an arc produced when the contact system is opened has caused the melting temperature of the melting location to be reached or exceeded.
摘要翻译：开关柜单元切换高直流电压，特别是用于中断直流电源和电气设备之间的直流电。开关装置包含从外壳突出并且通过导体路径导电耦合的两个连接，设置在第一和第二连接之间的接触系统以及可被热熔断器跳闸的隔离装置。热熔丝包含布置在导体路径中的熔化位置，其首先连接到接触系统，而第二通过移动导体部分连接到第一连接。当接触系统打开时产生的电弧导致熔化位置的熔化温度达到或超过，隔离装置跳闸，并且导体部分和接触系统之间的连接在熔化位置断裂。

38. 发明授权

US07473102B2 Space transforming land grid array interposers 有权
标题翻译：空间变换土地格栅阵列插值
公开(公告)号：US07473102B2
公开(公告)日：2009-01-06
申请号：US11395355
申请日：2006-03-31
申请人： Evan George Colgan , Paul W. Coteus , Hubert Harrer , Gareth Geoffrey Hougham , John Harold Magerlein , John Torok
发明人： Evan George Colgan , Paul W. Coteus , Hubert Harrer , Gareth Geoffrey Hougham , John Harold Magerlein , John Torok
IPC分类号： H01R12/00
CPC分类号： H05K1/141 , H01L23/13 , H01L23/49811 , H01L23/49838 , H01L2224/16225 , H01L2224/73253 , H01L2924/09701 , H01L2924/3011 , H01R12/7082 , H01R13/2414 , H05K2201/0367 , H05K2201/049 , H05K2201/10378 , H05K2201/10719
摘要： An electronic apparatus includes first and second level package structures and an LGA (land grid array) interposer. The first level package structure includes a package substrate, one or more integrated circuit chips mounted on a first surface of the package substrate, and a first pattern of I/O contacts with pitch P1 formed on a second surface of the package substrate opposite the first surface. The second level package structure includes a second pattern of I/O contacts with pitch P2, wherein P2 is not equal to P1. The LGA interposer is disposed between the first and second level package structures and provides space transform electrical interconnections between the first second patterns of I/O contacts, and further includes a dummy contact formed on at least a first or second surface of the LGA interposer and aligned to an LGA contact on an opposing surface of the LGA interposer.
摘要翻译：电子设备包括第一和第二级封装结构以及LGA（焊盘格阵列）插入器。第一级封装结构包括封装衬底，安装在封装衬底的第一表面上的一个或多个集成电路芯片，以及形成在封装衬底的第二表面上的第一图案的I / O触点，其间距P1与第一表面。第二级封装结构包括具有间距P2的I / O触点的第二模式，其中P2不等于P1。 LGA插入器设置在第一和第二级封装结构之间并且在I / O触点的第一第二图案之间提供空间变换电互连，并且还包括形成在LGA插入件的至少第一或第二表面上的虚拟触点和与LGA插入器的相对表面上的LGA接触对准。

39. 发明授权

US07219046B2 Characterizing input/output models 有权
标题翻译：表征输入/输出模型
公开(公告)号：US07219046B2
公开(公告)日：2007-05-15
申请号：US10732952
申请日：2003-12-11
申请人： Zhaoqing Chen , Jan Elizabeth Garrett-Hoffman , Hubert Harrer , Stephen Bruce White
发明人： Zhaoqing Chen , Jan Elizabeth Garrett-Hoffman , Hubert Harrer , Stephen Bruce White
IPC分类号： G06F17/50
CPC分类号： G06F17/5022
摘要： A method, apparatus, system, and signal-bearing medium that in an embodiment select a simulator input fragment, characterize an I/O model using a set of simulator input fragments, create a set of behavioral models based on the characterization and compare the set of behavioral models to the I/O model. In an embodiment, the set of behavioral models is compared to the I/O model by creating simulator input decks that include net topology for the I/O model and the set of behavioral models, simulating the decks, and comparing the output from the simulating.
摘要翻译：一种方法，装置，系统和信号承载介质，其在一个实施例中选择模拟器输入片段，使用一组模拟器输入片段表征I / O模型，基于表征创建一组行为模型并比较该组的行为模型到I / O模型。在一个实施例中，将行为模型集合与I / O模型进行比较，通过创建包括I / O模型的网络拓扑和模拟甲板的行为模型集合的仿真器输入卡，并将来自模拟的。

40. 发明授权

US06886868B2 Door-locking assembly 失效
标题翻译：门锁组件
公开(公告)号：US06886868B2
公开(公告)日：2005-05-03
申请号：US10751594
申请日：2004-01-05
申请人： Günter Hengelein , Hubert Harrer
发明人： Günter Hengelein , Hubert Harrer
IPC分类号： D06F37/42 , D06F39/14 , E05B47/00 , E05C3/06
CPC分类号： E05B47/0009 , D06F37/42 , D06F39/14 , Y10S292/66 , Y10S292/69 , Y10T292/0946 , Y10T292/0948 , Y10T292/1082
摘要： A door latch is particularly suited for a washing machine door. The device has a pivotally mounted rotary catch for latching onto a locking element and a pivotally mounted blocking or arresting element. The latter is pivotally mounted between a latching position that latches the rotary catch and an unlatching position that releases the rotary catch. The arresting element can be actuated by a bimetallic adjusting element, which can be heated by a heating element, and by an actuator system that, at the same time, is actively connected to the turning catch in a direct manner. A torque component effected on the arresting member by the actuator system is greater in value that a torque component introduced by the bimetallic adjusting element.
摘要翻译：门闩特别适用于洗衣机门。该装置具有可枢转地安装的旋转锁扣，用于锁定到锁定元件和枢转安装的阻塞或阻止元件上。后者可枢转地安装在锁定旋转捕捉器的闩锁位置和释放旋转捕获器的解锁位置之间。阻止元件可以由可由加热元件加热的双金属调节元件以及同时以直接的方式主动地连接到转向锁扣的致动器系统致动。通过致动器系统在止动件上产生的转矩分量的值大于由双金属调节元件引入的转矩分量。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式