专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明授权

US08527801B2 Performance control of frequency-adapting processors by voltage domain adjustment 有权
标题翻译：通过电压域调整对频率适配处理器进行性能控制
公开(公告)号：US08527801B2
公开(公告)日：2013-09-03
申请号：US12827432
申请日：2010-06-30
申请人： Bishop C. Brock , John B. Carter , Alan J. Drake , Michael S. Floyd , Charles R. Lefurgy , Malcolm S. Ware
发明人： Bishop C. Brock , John B. Carter , Alan J. Drake , Michael S. Floyd , Charles R. Lefurgy , Malcolm S. Ware
IPC分类号： G06F1/00
CPC分类号： G06F1/3203 , G06F1/324 , G06F1/3296 , Y02D10/126 , Y02D10/172
摘要： A performance control technique for a processing system that includes one or more adaptively-clocked processor cores provides improved performance/power characteristics. An outer feedback loop adjusts the power supply voltage(s) provided to the power supply voltage domain(s) powering the core(s), which may be on a per-core basis or include multiple cores per voltage domain. The outer feedback loop operates to ensure that each core is meeting specified performance, while the cores also include an inner feedback loop that adjusts their processor clock or other performance control mechanism to maximize performance under present operating conditions and within a margin of safety. The performance of each core is measured and compared to a target performance. If the target performance is not met for each core in a voltage domain, the voltage is raised for the voltage domain until all cores meet the target performance.
摘要翻译：包括一个或多个自适应时钟的处理器核心的处理系统的性能控制技术提供了改进的性能/功率特性。外部反馈环路调整提供给供电核心的电源电压域的电源电压（其可以是基于每个核心的或者每个电压域包括多个核心）。外部反馈环路用于确保每个核心满足指定的性能，而核心还包括一个内部反馈回路，调整其处理器时钟或其他性能控制机制，以最大限度地提高现有操作条件下的性能并在安全范围之内。测量每个核心的性能并将其与目标性能进行比较。如果电压域中的每个核心的目标性能不能满足，则电压域的电压将升高，直到所有核心满足目标性能。

32. 发明授权

US08276012B2 Priority-based power capping in data processing systems 有权
标题翻译：数据处理系统中基于优先级的功率封顶
公开(公告)号：US08276012B2
公开(公告)日：2012-09-25
申请号：US12495188
申请日：2009-06-30
申请人： Heather L. Hanson , Charles R. Lefurgy , Karthick Rajamani , Freeman L. Rawson, III , Malcolm S. Ware
发明人： Heather L. Hanson , Charles R. Lefurgy , Karthick Rajamani , Freeman L. Rawson, III , Malcolm S. Ware
IPC分类号： G06F1/26
CPC分类号： G06F9/5061 , G06F9/5094 , Y02D10/22 , Y02D10/36
摘要： A mechanism is provided for priority-based power capping. A power management controller identifies a set of priorities for a set of partitions of the data processing system. The power management controller determines whether a measured power of the data processing system exceeds a power cap for the data processing system. Responsive to the measured power exceeding the power cap, the power management controller sends a set of commands to a set of component actuators to adjust one or more of a set of operation parameters for a set of components associated with the set of partitions using the set of priorities. The set of component actuators adjust the one or more of the set of operational parameters associated with the set of component in order to reduce a power consumption of the data processing system.
摘要翻译：为基于优先级的功率上限提供了一种机制。电力管理控制器识别数据处理系统的一组分区的一组优先级。功率管理控制器确定数据处理系统的测量功率是否超过数据处理系统的功率限制。响应于超过功率上限的测量功率，功率管理控制器向一组组件致动器发送一组命令，以使用该组来调整与该组分组相关联的一组组件的一组操作参数中的一个或多个的优先事项。该组件致动器调整与该组件相关联的一组操作参数中的一个或多个，以便降低数据处理系统的功率消耗。

33. 发明授权

US08103884B2 Managing power consumption of a computer 有权
标题翻译：管理电脑的功耗
公开(公告)号：US08103884B2
公开(公告)日：2012-01-24
申请号：US12146085
申请日：2008-06-25
申请人： Thomas M. Brey , Wesley M. Felter , Sumeet Kochar , Charles R. Lefurgy , Ryuji Orita , Freeman L. Rawson, III , Malcolm S. Ware
发明人： Thomas M. Brey , Wesley M. Felter , Sumeet Kochar , Charles R. Lefurgy , Ryuji Orita , Freeman L. Rawson, III , Malcolm S. Ware
IPC分类号： G06F1/26
CPC分类号： G06F1/3203 , G06F1/206 , Y02D10/16
摘要： Methods and products for managing power consumption of a computer and computers for which power consumption is managed. The computer includes the computer including a computer processor and embodiments of the present invention include providing, by an in-band power manger to an out-of-band power manager, a proposed performance state (‘p-state’) for the computer processor; determining, by the out-of-band power manager, in dependence upon a power setpoint and currently-measured operating metrics of the computer processor, whether to approve the proposed p-state; and if the out-of-band power manager approves the proposed p-state, setting operating parameters of the computer processor according to the approved p-state.
摘要翻译：用于管理计算机和功耗管理的计算机的功耗的方法和产品。计算机包括包括计算机处理器的计算机，并且本发明的实施例包括通过带内功率管理器向带外功率管理器提供用于计算机处理器的建议的性能状态（“p状态”） ; 由带外功率管理器根据功率设定点和计算机处理器的当前测量的操作度量来确定是否批准所提出的p状态; 并且如果带外功率管理器批准所提出的p状态，则根据批准的p状态来设置计算机处理器的操作参数。

34. 发明授权

US07979729B2 Method for equalizing performance of computing components 失效
标题翻译：计算组件性能均衡的方法
公开(公告)号：US07979729B2
公开(公告)日：2011-07-12
申请号：US11947017
申请日：2007-11-29
申请人： Tyler K. Bletsch , Wesley M. Felter , Neven A. Gazala , Tibor Horvath , Charles R. Lefurgy
发明人： Tyler K. Bletsch , Wesley M. Felter , Neven A. Gazala , Tibor Horvath , Charles R. Lefurgy
IPC分类号： G06F1/00 , G06F11/30
CPC分类号： G06F1/3203 , G06F9/5027 , G06F9/5083 , G06F9/5094 , Y02D10/22
摘要： A performance measure (e.g., processor speed) for computing components such as servers is optimized by creating models of power consumption versus the performance measure for each server, adding the power models to derive an overall power model, and calculating an optimum set point for the performance measure which corresponds to a power limit on the servers using the overall power model. The set point is then used to set power budgets for the servers based on their power models, and the servers maintain power levels no greater than their respective power budgets. The server power models are preferably created in real time by monitoring power consumption and the performance measure to derive sets of data points for the servers, and performing regression on the sets of data points to yield power models for the servers. Multiple server power models may be created for different program applications.
摘要翻译：通过创建功耗模型与每个服务器的性能测量值来优化计算组件（如服务器）的性能度量（例如，处理器速度），添加功率模型以导出总体功率模型，并计算最佳设定点性能测量对应于使用整体功率模型的服务器上的功率限制。然后将设定点用于根据电源模型为服务器设置功率预算，并且服务器的功率级别不会大于其各自的功率预算。服务器功率模型优选通过监视功耗和性能测量来实时创建，以导出服务器的数据点集合，并对数据点集进行回归以产生服务器的功率模型。可以为不同的程序应用程序创建多个服务器功耗模型。

35. 发明申请

US20090144566A1 Method for Equalizing Performance of Computing Components 失效
标题翻译：计算组件性能均衡的方法
公开(公告)号：US20090144566A1
公开(公告)日：2009-06-04
申请号：US11947017
申请日：2007-11-29
申请人： Tyler K. Bletsch , Wesley M. Felter , Neven A. Gazala , Tibor Horvath , Charles R. Lefurgy
发明人： Tyler K. Bletsch , Wesley M. Felter , Neven A. Gazala , Tibor Horvath , Charles R. Lefurgy
IPC分类号： G06F1/00 , G06F9/44
CPC分类号： G06F1/3203 , G06F9/5027 , G06F9/5083 , G06F9/5094 , Y02D10/22
摘要： A performance measure (e.g., processor speed) for computing components such as servers is optimized by creating models of power consumption versus the performance measure for each server, adding the power models to derive an overall power model, and calculating an optimum set point for the performance measure which corresponds to a power limit on the servers using the overall power model. The set point is then used to set power budgets for the servers based on their power models, and the servers maintain power levels no greater than their respective power budgets. The server power models are preferably created in real time by monitoring power consumption and the performance measure to derive sets of data points for the servers, and performing regression on the sets of data points to yield power models for the servers. Multiple server power models may be created for different program applications.
摘要翻译：通过创建功耗模型与每个服务器的性能测量值来优化计算组件（如服务器）的性能度量（例如，处理器速度），添加功率模型以导出总体功率模型，并计算最佳设定点性能测量对应于使用整体功率模型的服务器上的功率限制。然后将设定点用于根据电源模型为服务器设置功率预算，并且服务器的功率级别不会大于其各自的功率预算。服务器功率模型优选通过监视功耗和性能测量来实时创建，以导出服务器的数据点集合，并对数据点集进行回归以产生服务器的功率模型。可以为不同的程序应用程序创建多个服务器功耗模型。

36. 发明申请

US20090138219A1 Estimating power consumption of computing components configured in a computing system 有权
标题翻译：估算在计算系统中配置的计算组件的功耗
公开(公告)号：US20090138219A1
公开(公告)日：2009-05-28
申请号：US11946506
申请日：2007-11-28
申请人： Tyler K. Bletsch , Ajay Dholakia , Wesley M. Felter , Charles R. Lefurgy
发明人： Tyler K. Bletsch , Ajay Dholakia , Wesley M. Felter , Charles R. Lefurgy
IPC分类号： G01R21/00 , G06F19/00
CPC分类号： G06F1/3203
摘要： Methods, apparatus, and products as disclosed for estimating power consumption of computing components configured in a computing system that include: selecting, by a power estimation module, a plurality of calibration datasets from a calibration dataset repository, each calibration dataset specifying calibration power consumption by one or more computing components in the computing system for a calibration workload at a plurality of calibration operating points; measuring, by the power estimation module, a current power consumption by one or more measured computing components in the computing system for a current workload at a current operating point; determining, by the power estimation module, an estimated power consumption for the measured computing components at a proposed operating point in dependence upon the selected calibration datasets and the current power consumption for the current workload at the current operating point; and administering the computing system in dependence upon the estimated power consumption.
摘要翻译：公开了用于估计在计算系统中配置的计算组件的功耗的方法，装置和产品，其包括：由功率估计模块从校准数据集存储库中选择多个校准数据集，每个校准数据集指定校准功率消耗由用于在多个校准操作点处的校准工作负载的所述计算系统中的一个或多个计算组件; 由所述功率估计模块通过所述计算系统中的当前工作负载的一个或多个测量计算组件测量当前功耗; 由功率估计模块根据所选择的校准数据集和当前工作点的当前工作负载的当前功耗来确定所提出的工作点处的测量计算组件的估计功率消耗; 以及根据所估计的功率消耗来管理所述计算系统。

37. 发明申请

US20090125293A1 Method and System for Real-Time Prediction of Power Usage for a Change to Another Performance State 失效
标题翻译：用于实时预测用于改变另一个性能状态的方法和系统
公开(公告)号：US20090125293A1
公开(公告)日：2009-05-14
申请号：US11938834
申请日：2007-11-13
申请人： Charles R. Lefurgy , Madhu Saravana Govindan
发明人： Charles R. Lefurgy , Madhu Saravana Govindan
IPC分类号： G06F17/50
CPC分类号： G06F11/3476 , G06F11/3447 , Y02D10/34
摘要： A method and system for real-time prediction of power usage for a change to another performance state provides input data for power management decision-making processes or for display to system operators. The unit(s) for which power usage is predicted may be a single processor in a uni-processor system or may extend up to the level of facilities within a complex of processing facilities. The method and system gather real-time data on the power consumption of the unit(s) and create a model, such as a regression model, of power versus performance. A resulting power usage change required by a prospective nominal performance state change is shown as display data, or is transmitted to a power budgeting controller to inform the controller as to potential changes that can enhance system operation, such as managing tradeoffs of power allocated to various sub-units of a processing system.
摘要翻译：用于实时性地预测用于另一性能状态的功率的方法和系统提供用于功率管理决策过程的输入数据或用于向系统操作者显示。预测功率使用的单元可以是单处理器系统中的单个处理器，或者可以延伸到处理设施的复杂区域内的设施级别。该方法和系统收集关于单位功耗的实时数据，并创建功率与性能的模型，如回归模型。预期的名义性能状态变化所需的功率使用变化的结果被显示为显示数据，或者被发送到功率预算控制器以通知控制器关于可以增强系统操作的潜在变化，例如管理分配给各种功率的功率的权衡处理系统的子单元。

38. 发明申请

US20080098254A1 Method for Autonomous Dynamic Voltage and Frequency Scaling of Microprocessors 有权
标题翻译：微处理器的自动动态电压和频率调节方法
公开(公告)号：US20080098254A1
公开(公告)日：2008-04-24
申请号：US11838331
申请日：2007-08-14
申请人： Peter Altevogt , Hans Boettiger , Wesley M. Felter , Charles R. Lefurgy , Lutz Stiege , Malcolm S. Ware
发明人： Peter Altevogt , Hans Boettiger , Wesley M. Felter , Charles R. Lefurgy , Lutz Stiege , Malcolm S. Ware
IPC分类号： G06F1/08
CPC分类号： G06F1/3203 , G06F1/324 , G06F1/3296 , Y02D10/126 , Y02D10/172
摘要： A method for autonomous dynamic voltage (v) and frequency (f) scaling (DVFS) of a microprocessor, wherein autonomous detection of phases of high microprocessor workload and prediction of their duration is performed (PID). The microprocessor frequency (f) will be temporarily increased (LUT) to an appropriate safe value (even beyond its nominal frequency) consistent with technological and ambient constraints in order to improve performance when the computer system comprising the microprocessor benefits most, while during phases of low microprocessor workload its frequency (f) and voltage (v) will be decreased to save energy. This technique exploits hidden performance capabilities and improves the total performance of a computer system without compromising operational stability. No additional hardware such as service processors is needed for contemporary computer systems supporting performance counters and DFVS already. The invention allows significantly increasing the total computer system performance with only minimal impact on power (PMAX, PACTUAL) consumption.
摘要翻译：一种用于微处理器的自主动态电压（v）和频率（f）缩放（DVFS）的方法，其中执行高微处理器工作负载的相位的自主检测及其持续时间的预测（PID）。微处理器频率（f）将临时增加（LUT）到与技术和环境约束一致的适当的安全值（甚至超过其标称频率），以便当包括微处理器的计算机系统受益最大时，提高性能，同时在低微处理器工作负载，其频率（f）和电压（v）将降低以节省能源。该技术利用隐藏的性能功能，并提高计算机系统的总体性能，而不会影响操作稳定性。不需要支持性能计数器和DFVS的现代计算机系统等附加硬件，如服务处理器。本发明允许显着地增加总计算机系统的性能，而对功率（P MAX），功耗（P <

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式