会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 31. 发明申请
    • Superheterodyne receiver having at least one downconversion stage empolying a single image reject filter stage and both low-side injection and high-side injection of a local oscillator signal
    • 具有至少一个下变频级的超外差接收器,其具有单个图像抑制滤波器级以及本地振荡器信号的低侧注入和高侧注入
    • US20070037546A1
    • 2007-02-15
    • US11203473
    • 2005-08-11
    • David SteedMartin Johnson
    • David SteedMartin Johnson
    • H04B1/16
    • H04B1/28
    • A multi-channel superheterodyne receiver employs a low intermediate frequency (IF) and both high-side injection and low-side injection of a selected local oscillator (LO) signal into the mixer in order to position image frequencies outside the passband of a single image reject filter. Any channel that falls within a used portion of the image reject filter passband can be downconverted with image rejection if the utilized bandwidth portion is no greater than about 4 times the IF minus the bandwidth of a channel in the filter passband. Low side injection is used for channels falling within the lower half of the passband of the image reject filter, while high-side injection is used for channels falling within the upper half thereof. The image always remains outside the passband and the receiver can accommodate a greatly increased number of channels.
    • 多通道超外差接收机采用低中频(IF),并将所选择的本地振荡器(LO)信号的高侧注入和低端注入混频器,以将图像频率定位在单个图像的通带之外 拒绝过滤器 如果所使用的带宽部分不大于IF的大约4倍,而不是滤波器通带中的信道的带宽,则落入图像拒绝滤波器通带的使用部分内的任何信道可以被镜像抑制下变频。 低边注入用于落在图像抑制滤波器通带下半部的通道,而高边注入用于落在其上半部分的通道。 图像始终保持在通带外,接收器可以容纳大量增加的通道数。
    • 34. 发明授权
    • Method and apparatus of producing a digital depiction of a signal
    • 产生信号的数字描绘的方法和装置
    • US06803868B2
    • 2004-10-12
    • US10311887
    • 2002-12-23
    • Selina A BallantyneAdrian S CoffeyMartin JohnsonRobin Jones
    • Selina A BallantyneAdrian S CoffeyMartin JohnsonRobin Jones
    • H03M110
    • H03M7/30H03M1/12
    • An apparatus for producing a digital depiction of a signal (10) which is adaptive to the signal itself. A constant rate sampling means, such as an analogue to digital converter (2), samples the signal (10) at a constant rate and produces a first digital depiction (12) of a signal. A transformation means (14) is responsive to the first digital depiction (12) and produces a second digital depiction based on the evolution of the signal. The transformation means may be capable of determining when a predetermined threshold level has been crossed and measuring the time interval between predetermined threshold level crossings. The transformation means (14) may include a logic arrangement and a timer counter and is run from a clock signal (16) from the same clock (6) as drives the sampling means. A method of adapting a conventional ADC (2) to adaptively sample the signal (10) by adding a transformation means (14) run off the same clock (6) as the ADC (2) is also provided.
    • 一种用于产生适应信号本身的信号(10)的数字描绘的装置。 诸如模数转换器(2)的恒定速率采样装置以恒定速率采样信号(10)并产生信号的第一数字描绘(12)。 变换装置(14)响应于第一数字描绘(12)并且基于信号的演变产生第二数字描绘。 变换装置可能能够确定何时已经超过预定的阈值水平并且测量预定的阈值级别交叉之间的时间间隔。 变换装置(14)可以包括逻辑装置和定时器计数器,并且从驱动采样装置的相同时钟(6)的时钟信号(16)运行。 还提供了一种通过添加与ADC(2)相同的时钟(6)运行的变换装置(14)来适配常规ADC(2)以自适应采样信号(10)的方法。
    • 35. 发明授权
    • Analogue to digital converter and method of analogue to digital conversion with non-uniform sampling
    • 模数转换器和模数转换方法采用非均匀采样
    • US06492929B1
    • 2002-12-10
    • US09856312
    • 2001-05-21
    • Adrian S CoffeyMartin JohnsonRobin Jones
    • Adrian S CoffeyMartin JohnsonRobin Jones
    • H03M112
    • H03M1/127
    • An analogue to digital converter generating at least two threshold levels and a comparator for comparing each of the levels with the input signal and generating a primary digital output signal to provide an indication that the input signal has crossed one of the threshold levels. The converter comprises a timer for determining the elapsed period of time between the input signal crossing a first level and the input signal crossing a second level and for generating a secondary output signal representing the elapsed time, whereby the secondary digital output signal and the corresponding primary output signal are used to provide a digital representation of the analogue input signal. The converter may also comprise a receiver of the primary digital output signal from the comparator and for providing an UP/DOWN digital output signal to indicate in which direction the input signal crossed the threshold level.
    • 产生至少两个阈值电平的模数转换器和用于将每个电平与输入信号进行比较并产生主数字输出信号的比较器,以提供输入信号已经越过阈值电平之一的指示。 该转换器包括一个定时器,用于确定穿过第一电平的输入信号与穿过第二电平的输入信号之间经过的时间间隔,并产生表示经过时间的辅助输出信号,由此辅助数字输出信号和相应的主电路 输出信号用于提供模拟输入信号的数字表示。 转换器还可以包括来自比较器的主数字输出信号的接收器,并且用于提供UP / DOWN数字输出信号,以指示输入信号在哪个方向上越过阈值电平。
    • 36. 发明授权
    • Dynamical system analyzer
    • 动力系统分析仪
    • US5835682A
    • 1998-11-10
    • US551732
    • 1995-11-01
    • David S. BroomheadRobin JonesMartin Johnson
    • David S. BroomheadRobin JonesMartin Johnson
    • G01H17/00G01M13/04G01M15/04G01M19/00G06F15/18G06F17/00G06F17/50G06F19/00H03H21/00H04B3/04G05B13/02
    • A61B5/0476G05B23/0221G06N99/005Y10S706/902Y10S706/903
    • A dynamical system analyser (10) incorporates a computer (22) to perform a singular value decomposition of a time series of signals from a nonlinear (possibly chaotic) dynamical system (14). Relatively low-noise singular vectors from the decomposition are loaded into a finite impulse response filter (34). The time series is formed into Takens' vectors each of which is projected onto each of the singular vectors by the filter (34). Each Takens' vector thereby provides the co-ordinates of a respective point on a trajectory of the system (14) in a phase space. A heuristic processor (44) is used to transform delayed co-ordinates by QR decomposition and least squares fitting so that they are fitted to non-delayed co-ordinates. The heuristic processor (44) generates a mathematical model to implement this transformation, which predicts future system states on the basis of respective current states. A trial system is employed to generate like co-ordinates for transformation in the heuristic processor (44). This produces estimates of the trial system's future states predicted from the comparison system's model. Alternatively, divergences between such estimates and actual behavior may be obtained. As a further alternative, mathematical models derived by the analyser (10) from different dynamical systems may be compared.
    • 动态系统分析器(10)包括计算机(22),以执行来自非线性(可能是混沌)动力系统(14)的时间序列信号的奇异值分解。 来自分解的相对低噪声奇异矢量被加载到有限脉冲响应滤波器(34)中。 时间序列被形成为通过滤波器(34)投影到每个奇异矢量上的Takens向量。 因此,每个Takens向量从而在相位空间中提供系统(14)的轨迹上的相应点的坐标。 启发式处理器(44)用于通过QR分解和最小二乘拟合来转换延迟坐标,使得它们适合于非延迟坐标。 启发式处理器(44)产生一个数学模型以实现该变换,其基于相应的当前状态来预测未来的系统状态。 在启发式处理器(44)中,采用一种试验系统来产生类似坐标变换的坐标。 这产生了从比较系统模型预测的试验系统未来状态的估计。 或者,可以获得这种估计与实际行为之间的分歧。 作为另一替代方案,可以比较来自不同动力系统的分析器(10)导出的数学模型。
    • 37. 发明授权
    • Multichannel digital signal correlator or structurator
    • 多通道数字信号相关器或结构器
    • US5020015A
    • 1991-05-28
    • US359755
    • 1989-05-16
    • Robin JonesMartin Johnson
    • Robin JonesMartin Johnson
    • G06F17/15
    • G06F17/15
    • A digital cross and auto correlator or structurator receives a stream of pulses of varying time separation forming an input signal. A plurality of channels each receives this input signal which is sampled to provide a series of digital numbers in successive sample time intervals. Each channel has a delay for delaying an input signal to a delay value to provide a delayed signal, and an arithmetic section for receiving at one input a non-delayed input signal and at another input the delayed signal. An accumulator receives the output of the arithmetic section. The collective output of the channels provides the required auto or cross correlation function. The correlator has means in each channel for providing a sample time interval and a delay value that are independent of one another and of other channels. The sample time and delay value are set by the frequency of and phase difference respectively between clock pulses.
    • PCT No.PCT / GB87 / 00845 Sec。 371日期:1989年5月16日 102(e)日期1989年5月16日PCT提交1987年11月26日PCT公布。 出版物WO88 / 04079 日期:1988年6月2日。数字交叉和自相关器或结构器接收形成输入信号的不同时间间隔的脉冲流。 多个通道每个接收该输入信号,该输入信号被采样以在连续的采样时间间隔中提供一系列数字数字。 每个通道具有用于将输入信号延迟到延迟值以提供延迟信号的延迟,以及用于在一个输入端接收非延迟输入信号并在另一输入端接收延迟信号的运算部分。 累加器接收运算部分的输出。 通道的集体输出提供所需的自动或互相关功能。 相关器在每个通道中具有用于提供采样时间间隔和独立于其他通道的延迟值的装置。 采样时间和延迟值分别由时钟脉冲之间的频率和相位差设置。