专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明申请

US20140304477A1 OBJECT LIVENESS TRACKING FOR USE IN PROCESSING DEVICE CACHE 有权
标题翻译：用于处理设备高速缓存的对象生活跟踪
公开(公告)号：US20140304477A1
公开(公告)日：2014-10-09
申请号：US13993034
申请日：2013-03-15
申请人： Christopher J. Hughes , Daehyun Kim , Jong Soo Park , Richard M. Yoo , Ganesh Bikshandi
发明人： Christopher J. Hughes , Daehyun Kim , Jong Soo Park , Richard M. Yoo , Ganesh Bikshandi
IPC分类号： G06F12/08
CPC分类号： G06F12/0891 , G06F12/023 , G06F12/127 , Y02D10/13
摘要： A processing device comprises a processing device cache and a cache controller. The cache controller initiates a cache line eviction process and determines determine an object liveness value associated with a cache line in the processing device cache. The cache controller applies the object liveness value to a cache line eviction policy and evicts the cache line from the processing device cache based on the object liveness value and the cache line eviction policy.
摘要翻译：处理设备包括处理设备高速缓存和高速缓存控制器。高速缓存控制器启动高速缓存线驱逐过程并且确定确定与处理设备高速缓存中的高速缓存线相关联的对象活动值。高速缓存控制器将对象活动值应用于高速缓存行驱逐策略，并基于对象活动性值和高速缓存行驱逐策略将缓存行从处理设备高速缓存中排除。

32. 发明申请

US20140189247A1 APPARATUS AND METHOD FOR IMPLEMENTING A SCRATCHPAD MEMORY 有权
标题翻译：用于实现SCRATCHPAD存储器的装置和方法
公开(公告)号：US20140189247A1
公开(公告)日：2014-07-03
申请号：US13730507
申请日：2012-12-28
申请人： Christopher J Hughes , Daya Shankar Khudia , Daehyun Kim , Jong Soo Park , Richard M Yoo
发明人： Christopher J Hughes , Daya Shankar Khudia , Daehyun Kim , Jong Soo Park , Richard M Yoo
IPC分类号： G06F12/12
CPC分类号： G06F12/1009 , G06F12/123 , G06F12/127
摘要： An apparatus and method for implementing a scratchpad memory within a cache using priority hints. For example, a method according to one embodiment comprises: providing a priority hint for a scratchpad memory implemented using a portion of a cache; determining a page replacement priority based on the priority hint; storing the page replacement priority in a page table entry (PTE) associated with the page; and using the page replacement priority to determine whether to evict one or more cache lines associated with the scratchpad memory from the cache.
摘要翻译：一种使用优先提示在高速缓存中实现暂存器存储器的装置和方法。例如，根据一个实施例的方法包括：为使用高速缓存的一部分实现的暂存器存储器提供优先提示; 基于优先提示确定页面替换优先级; 将所述页面替换优先级存储在与所述页面相关联的页面表项（PTE）中; 以及使用页面替换优先级来确定是否从高速缓存驱逐与暂存器存储器相关联的一个或多个高速缓存行。

33. 发明申请

US20070266206A1 Scatter-gather intelligent memory architecture for unstructured streaming data on multiprocessor systems 有权
标题翻译：在多处理器系统上分散收集非结构化流数据的智能存储器架构
公开(公告)号：US20070266206A1
公开(公告)日：2007-11-15
申请号：US11432753
申请日：2006-05-10
申请人： Daehyun Kim , Christopher Hughes , Yen-Kuang Chen , Partha Kundu
发明人： Daehyun Kim , Christopher Hughes , Yen-Kuang Chen , Partha Kundu
IPC分类号： G06F13/00 , G06F12/00
CPC分类号： G06F12/0806 , G06F12/08 , G06F12/0811 , G06F12/0815 , G06F12/0817 , G06F12/0862 , G06F12/0877 , G06F12/0891 , G06F12/0897 , G06F2212/6026 , G06F2212/62 , G11C7/1072 , G11C7/1075 , Y02D10/13
摘要： A scatter/gather technique optimizes unstructured streaming memory accesses, providing off-chip bandwidth efficiency by accessing only useful data at a fine granularity, and off-loading memory access overhead by supporting address calculation, data shuffling, and format conversion.
摘要翻译：分散/收集技术优化非结构化流式存储器访问，通过仅访问精细粒度的有用数据来提供片外带宽效率，并通过支持地址计算，数据混洗和格式转换来卸载内存访问开销。

34. 发明申请

US20070171985A1 Method, medium, and system encoding/decoding video data using bitrate adaptive binary arithmetic coding 失效
标题翻译：使用比特率自适应二进制算术编码的方法，中等和系统编码/解码视频数据
公开(公告)号：US20070171985A1
公开(公告)日：2007-07-26
申请号：US11490021
申请日：2006-07-21
申请人： Wooshik Kim , Hyun Kim , Daesung Cho , Dmitri Birinov , Daehyun Kim
发明人： Wooshik Kim , Hyun Kim , Daesung Cho , Dmitri Birinov , Daehyun Kim
IPC分类号： H04N7/12
CPC分类号： H04N19/146 , H04N19/176 , H04N19/61 , H04N19/91
摘要： A method, medium, and system encoding/decoding video data using a binary arithmetic coding adaptive to a compression bit rate of the video data. The system may include a bitrate adaptation unit determining a maximum length of a prefix using a compression bitrate of the video data, a binarization unit dividing the video data into a prefix and a suffix according to the determined maximum length of the prefix and binarizing the video data, and an arithmetic encoding unit performing an arithmetic encoding on the binarized video data. The video data may be encoded/decoded using binary arithmetic encoding/decoding by determining the maximum length of the prefix, an order of an exponential Golomb code, and the number of contexts based on the compression bitrate. Accordingly, it is possible to obtain high encoding efficiency regardless of a range of the desired compression bitrate.
摘要翻译：使用适应于视频数据的压缩比特率的二进制算术编码的方法，媒体和系统对视频数据进行编码/解码。该系统可以包括比特率适配单元，其使用视频数据的压缩比特率来确定前缀的最大长度;二进制化单元，根据所确定的前缀的最大长度将视频数据划分成前缀和后缀，并且二进制化视频数据和对二值化视频数据执行算术编码的算术编码单元。可以使用二进制算术编码/解码，通过基于压缩比特率确定前缀的最大长度，指数Golomb码的顺序和上下文的数量来对视频数据进行编码/解码。因此，无论期望的压缩比特率的范围如何，都可以获得高的编码效率。

35. 发明授权

US09870267B2 Virtual vector processing 有权
公开(公告)号：US09870267B2
公开(公告)日：2018-01-16
申请号：US11386443
申请日：2006-03-22
申请人： Anthony Nguyen , Engin Ipek , Victor Lee , Daehyun Kim , Mikhail Smelyanskiy
发明人： Anthony Nguyen , Engin Ipek , Victor Lee , Daehyun Kim , Mikhail Smelyanskiy
IPC分类号： G06F9/50 , G06F15/80
CPC分类号： G06F9/5044 , G06F15/8053 , G06F2209/509
摘要： Methods and apparatus to provide virtualized vector processing are disclosed. In one embodiment, a processor includes a decode unit to decode a first instruction into a decoded first instruction and a second instruction into a decoded second instruction, and an execution unit to: execute the decoded first instruction to cause allocation of a first portion of one or more operations corresponding to a virtual vector request to a first processor core, and generation of a first signal corresponding to a second portion of the one or more operations to cause allocation of the second portion to a second processor core, and execute the decoded second instruction to cause a first computational result corresponding to the first portion of the one or more operations and a second computational result corresponding to the second portion of the one or more operations to be aggregated and stored to a memory location.

36. 发明授权

US10139880B2 Data storage system and method analyzing non-signal 有权
公开(公告)号：US10139880B2
公开(公告)日：2018-11-27
申请号：US14488151
申请日：2014-09-16
申请人： Wooseong Cheong , Dae-Ho Kim , Changhoon Han , Daehyun Kim , Jaechun Park
发明人： Wooseong Cheong , Dae-Ho Kim , Changhoon Han , Daehyun Kim , Jaechun Park
IPC分类号： G06F1/32 , G06F1/26
摘要： A non-signal analyzing method for a data storage system including a storage device connected to a host via a data line and a power line includes; communicating a non-signal from the host to the storage device via the power line, detecting the non-signal in the storage device and return the non-signal through to the host via the data line, and analyzing the returned non-signal using a protocol analyzer to generate analysis results characterizing the returned non-signal.

37. 发明申请

US20150242210A1 Monitoring Vector Lane Duty Cycle For Dynamic Optimization 有权
标题翻译：监控矢量车道占空比进行动态优化
公开(公告)号：US20150242210A1
公开(公告)日：2015-08-27
申请号：US14190404
申请日：2014-02-26
申请人： Daehyun Kim , Jong Soo Park , Dong Hyuk Woo , Richard M. Yoo , Christopher J. Hughes
发明人： Daehyun Kim , Jong Soo Park , Dong Hyuk Woo , Richard M. Yoo , Christopher J. Hughes
IPC分类号： G06F9/30 , G06F11/30 , G06F11/34
CPC分类号： G06F9/30036 , G06F9/30189 , G06F9/3887 , G06F11/3024 , G06F11/3409 , G06F11/348 , G06F2201/81 , G06F2201/88 , Y02D10/34
摘要： In an embodiment, a processor includes a vector execution unit having a plurality of lanes to execute operations on vector operands, a performance monitor coupled to the vector execution unit to maintain information regarding an activity level of the lanes, and a control logic coupled to the performance monitor to control power consumption of the vector execution unit based at least in part on the activity level of at least some of the lanes. Other embodiments are described and claimed.
摘要翻译：在一个实施例中，处理器包括具有多个通道以执行向量操作数的操作的向量执行单元，耦合到向量执行单元的性能监视器，以维护关于通道的活动级别的信息，以及耦合到该通道的控制逻辑性能监视器，用于至少部分地基于至少一些车道的活动水平来控制向量执行单元的功率消耗。描述和要求保护其他实施例。

38. 发明申请

US20140040542A1 SCATTER-GATHER INTELLIGENT MEMORY ARCHITECTURE FOR UNSTRUCTURED STREAMING DATA ON MULTIPROCESSOR SYSTEMS 有权
标题翻译：用于多处理器系统上不间断流动数据的分布式智能存储器架构
公开(公告)号：US20140040542A1
公开(公告)日：2014-02-06
申请号：US14048291
申请日：2013-10-08
申请人： Daehyun Kim , Christopher J. Hughes , Yen-Kuang Chen , Partha Kundu
发明人： Daehyun Kim , Christopher J. Hughes , Yen-Kuang Chen , Partha Kundu
IPC分类号： G11C7/10 , G06F12/08
CPC分类号： G06F12/0806 , G06F12/08 , G06F12/0811 , G06F12/0815 , G06F12/0817 , G06F12/0862 , G06F12/0877 , G06F12/0891 , G06F12/0897 , G06F2212/6026 , G06F2212/62 , G11C7/1072 , G11C7/1075 , Y02D10/13
摘要： A scatter/gather technique optimizes unstructured streaming memory accesses, providing off-chip bandwidth efficiency by accessing only useful data at a fine granularity, and off-loading memory access overhead by supporting address calculation, data shuffling, and format conversion.
摘要翻译：分散/收集技术优化非结构化流式存储器访问，通过仅访问精细粒度的有用数据来提供片外带宽效率，并通过支持地址计算，数据混洗和格式转换来卸载内存访问开销。

39. 发明申请

US20110161060A1 Optimization-Based exact formulation and solution of crowd simulation in virtual worlds 审中-公开
标题翻译：基于优化的虚拟世界中人群模拟的精确配方和解决方案
公开(公告)号：US20110161060A1
公开(公告)日：2011-06-30
申请号：US12655362
申请日：2009-12-29
申请人： Changkyu Kim , Stephen J. Guy , Anthony-Trung D. Nguyen , Daehyun Kim , Jatin Chhugani
发明人： Changkyu Kim , Stephen J. Guy , Anthony-Trung D. Nguyen , Daehyun Kim , Jatin Chhugani
IPC分类号： G06F17/11 , G06G7/60
CPC分类号： G06T13/40 , G06T19/00 , G06T2210/21
摘要： A method of computing a collision-free velocity (117, 217) for an agent (110) in a crowd simulation environment (100) comprises identifying a quadratic optimization problem that corresponds to the collision-free velocity, and finding an exact solution for the quadratic optimization problem by using a geometric approach.
摘要翻译：在人群模拟环境（100）中计算用于代理（110）的无碰撞速度（117,217）的方法包括识别对应于无碰撞速度的二次优化问题，并且为通过使用几何方法的二次优化问题。

40. 发明申请

US20100079692A1 Liquid crystal display and fabricating method thereof 有权
标题翻译：液晶显示及其制造方法
公开(公告)号：US20100079692A1
公开(公告)日：2010-04-01
申请号：US12318436
申请日：2008-12-29
申请人： Seongsoo Hwang , Sangmoo Song , Inho Hwang , Daehyun Kim , Junyeob Lee
发明人： Seongsoo Hwang , Sangmoo Song , Inho Hwang , Daehyun Kim , Junyeob Lee
IPC分类号： G02F1/133 , G02F1/1343 , G02F1/13
CPC分类号： G02F1/136204 , G02F1/1339
摘要： The present disclosure relates to the liquid crystal display device and the fabricating method thereof. The liquid crystal display device comprises: a first substrate including a ground line supplied with a ground voltage, and an extended ground line extending from the ground line, and attaching a first polarization plate; a second substrate joining to the first substrate with a sealant and attaching a second polariazation plate; and a conductive upper-lower substrate connecting static electricity discharging path connecting to the extended ground line by forming at edges of the first polarization plate and the second polariazation plate, and by intruding between the first and the second substrates.
摘要翻译：本公开涉及液晶显示装置及其制造方法。液晶显示装置包括：第一基板，包括提供有接地电压的接地线，以及从地线延伸的延伸地线，以及附接第一偏振板; 第二基板，用密封剂连接到第一基板，并附接第二极化板; 以及通过在所述第一偏振板和所述第二极化板的边缘处形成并且通过侵入所述第一和第二基板而连接到所述延伸的接地线的静电放电路径的导电上下基板。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式