专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明申请

US20120221314A1 MODEL-BASED SYSTEMS AND METHODS FOR MONITORING RESOURCES 有权
标题翻译：基于模型的系统和监测资源的方法
公开(公告)号：US20120221314A1
公开(公告)日：2012-08-30
申请号：US13465708
申请日：2012-05-07
申请人： Dmitri Bourlatchkov , Brendan Behan , Yu Li , Nils Meier , Leo Pechersky , Stephen P. Rosenberg , Geoff Vona
发明人： Dmitri Bourlatchkov , Brendan Behan , Yu Li , Nils Meier , Leo Pechersky , Stephen P. Rosenberg , Geoff Vona
IPC分类号： G06F9/44
CPC分类号： G06F11/3409
摘要： Modeling systems and methods for constructing one or more models of a computing system using collected data. Certain model-based systems build topology models and/or model instances by transforming collected performance data into a collection-location independent form. In certain examples, systems include at least one agent for collecting performance data from monitored resource(s), canonical data transform (CDT) configurations, and a data transformation module for performing data transform operation(s) on the performance data based on at least one CDT configuration. The data transform operation may include generating and/or updating a topology model, assigning metrics to model object(s), updating properties of model object(s), creating associations between existing model objects, or the like. Certain systems and methods also allow for a single piece of data to be processed by multiple models or for pieces of data collected from different locations to be matched and/or associated with the same model object.
摘要翻译：使用收集的数据构建计算系统的一个或多个模型的建模系统和方法。某些基于模型的系统通过将收集的性能数据转换为与集合位置无关的形式来构建拓扑模型和/或模型实例。在某些示例中，系统包括至少一个代理，用于从所监视的资源，规范数据变换（CDT）配置收集性能数据，以及用于至少基于演示数据执行数据变换操作的数据变换模块一个CDT配置。数据变换操作可以包括生成和/或更新拓扑模型，向模型对象分配度量，更新模型对象的属性，创建现有模型对象之间的关联等。某些系统和方法还允许单个数据由多个模型或从不同位置收集的数据进行处理以与同一模型对象匹配和/或关联。

32. 发明申请

US20120112131A1 ELECTROPHORETIC DISPERSION 有权
标题翻译：电泳分散
公开(公告)号：US20120112131A1
公开(公告)日：2012-05-10
申请号：US13287704
申请日：2011-11-02
申请人： Yu Li , Hui Du , Yayong Liu , Haiyan Gu , HongMei Zang
发明人： Yu Li , Hui Du , Yayong Liu , Haiyan Gu , HongMei Zang
IPC分类号： H01B1/12 , C08F292/00
CPC分类号： C09C1/3676 , C08F292/00 , C08F2438/03 , C09C1/3669 , C09C1/3692 , C09C1/56 , G02F1/167 , G02F2001/1678
摘要： The present invention is directed to an electrophoretic dispersion comprising pigment particles dispersed in a solvent or solvent mixture, wherein said pigment particles comprises at least one polymer chain comprising a terminal thiocarbonylthio group, attached to the particle surface. The invention also relates to pigment particles suitable for use in an electrophoretic dispersion and methods for their preparation through a RAFT polymerization technique.
摘要翻译：本发明涉及一种包含分散在溶剂或溶剂混合物中的颜料颗粒的电泳分散体，其中所述颜料颗粒包含至少一个包含末端硫代羰基硫基的聚合物链，其连接到颗粒表面。本发明还涉及适用于电泳分散体的颜料颗粒及其通过RAFT聚合技术制备的颜料颗粒。

33. 发明授权

US07882465B2 FPGA and method and system for configuring and debugging a FPGA 有权
标题翻译： FPGA以及配置和调试FPGA的方法和系统
公开(公告)号：US07882465B2
公开(公告)日：2011-02-01
申请号：US11944408
申请日：2007-11-21
申请人： Yu Li , Guo Hui Lin , Qiang Liu , Yu Dong Yang
发明人： Yu Li , Guo Hui Lin , Qiang Liu , Yu Dong Yang
IPC分类号： G06F17/50 , H04B1/38 , H03K19/173 , G01R31/28
CPC分类号： G01R31/31705 , G01R31/318519
摘要： The present invention provides a Field Programmable Gate Array (FPGA), a system for debugging a Field Programmable Gate Array, a method for debugging a Field Programmable Gate Array, a FPGA configuration data product and a method and system for configuring a FPGA. According to one aspect of the invention, there is provided a Field Programmable Gate Array (FPGA) having a logic unit under test and comprising: a probe signal selecting unit configured to select at least one probe point from a plurality of probe points in said logic unit under test, and obtain a probe signal at said probe point; and a high speed serial transceiver configured to convert said probe signal into a high speed serial signal and transmit it to outside.
摘要翻译：本发明提供了现场可编程门阵列（FPGA），用于调试现场可编程门阵列的系统，用于调试现场可编程门阵列的方法，FPGA配置数据产品以及用于配置FPGA的方法和系统。根据本发明的一个方面，提供了一种具有被测逻辑单元的现场可编程门阵列（FPGA），包括：探测信号选择单元，被配置为从所述逻辑中的多个探测点中选择至少一个探测点并在所述探测点获取探测信号; 以及配置成将所述探测信号转换为高速串行信号并将其传输到外部的高速串行收发器。

34. 发明申请

US20100261808A1 DIBLOCK COPOLYMER MODIFIED NANOPARTICLE/POLYMER COMPOSITES 审中-公开
标题翻译：二嵌段共聚物改性纳米复合材料/聚合物复合材料
公开(公告)号：US20100261808A1
公开(公告)日：2010-10-14
申请号：US12757671
申请日：2010-04-09
申请人： Linda S. SCHADLER , Brian BENICEWICZ , Yu Li
发明人： Linda S. SCHADLER , Brian BENICEWICZ , Yu Li
IPC分类号： C08K9/04 , B32B5/00
CPC分类号： C08G83/001 , B82Y30/00 , C01P2004/64 , C08F8/48 , C08F292/00 , C08F293/005 , C08F2438/03 , C08J5/005 , C08J2351/00 , C08K9/06 , C08L51/10 , C09C1/3072 , C09C1/3081 , Y10T428/2998
摘要： The invention relates to a modified nanoparticle including a nanoparticle and a diblock copolymer covalently attached to the nanoparticle, the diblock copolymer comprising a first block polymer of molecular weight greater than 1000 attached to the nanoparticle and a second block polymer of molecular weight greater than 1000 covalently linked to the first block polymer, wherein at least one of the first block polymer and second block polymer comprises repeating units having an azide, acetylene or triazole side chain. Nanocomposites incorporating modified nanoparticles, as well as methods of making modified nanoparticles and nanocomposites are also disclosed.
摘要翻译：本发明涉及包含纳米颗粒和共价连接到纳米颗粒上的二嵌段共聚物的改性纳米颗粒，所述二嵌段共聚物包含分子量大于1000的第一嵌段聚合物，其与纳米颗粒连接，分子量大于1000的第二嵌段聚合物共价共轭与第一嵌段聚合物连接，其中第一嵌段聚合物和第二嵌段聚合物中的至少一种包含具有叠氮化物，乙炔或三唑侧链的重复单元。还公开了掺入改性纳米粒子的纳米复合材料，以及制备改性纳米粒子和纳米复合材料的方法。

35. 发明申请

US20100211707A1 METHOD AND APPARATUS FOR LOWERING I/O POWER OF A COMPUTER SYSTEM AND COMPUTER SYSTEM 有权
标题翻译：降低计算机系统和计算机系统的I / O能力的方法和装置
公开(公告)号：US20100211707A1
公开(公告)日：2010-08-19
申请号：US12738908
申请日：2008-10-10
申请人： Yu Li , Wen Bo Shen , Yan Qi Wang , Yudong Yang
发明人： Yu Li , Wen Bo Shen , Yan Qi Wang , Yudong Yang
IPC分类号： G06F13/14 , G06F1/32 , G06F13/42 , G06F3/00
CPC分类号： G06F13/4286 , G06F13/14 , G06F13/42 , Y02D10/14 , Y02D10/151
摘要： The present invention provides a method and an apparatus for lowering I/O power of a computer system and a computer system. According to an aspect of the present invention, there is provided a method for lowering I/O power of a computer system, comprising: buffering a plurality of ways of data to be sent to a bus; encoding each of the plurality of ways of data buffered from n bits to n+m bits based on an encoding rule, wherein n and m are both an integer larger than or equal to 1, the encoding rule is used to lower code switching frequency; and sending the plurality of ways of data encoded to the bus.
摘要翻译：本发明提供一种用于降低计算机系统和计算机系统的I / O功率的方法和装置。根据本发明的一个方面，提供了一种用于降低计算机系统的I / O功率的方法，包括：缓冲要发送到总线的数据的多种方式; 基于编码规则对从n位缓冲到n + m位的多个数据路径中的每一个编码，其中n和m都是大于或等于1的整数，编码规则用于降低编码切换频率; 以及将多个编码的数据的方式发送到总线。

36. 发明申请

US20100041260A1 Memory card connector 审中-公开
标题翻译：存储卡连接器
公开(公告)号：US20100041260A1
公开(公告)日：2010-02-18
申请号：US12222616
申请日：2008-08-13
申请人： Ming Chun Lai , Yu Li
发明人： Ming Chun Lai , Yu Li
IPC分类号： H01R13/62
CPC分类号： H01R13/635
摘要： A memory card connector adapted for accommodating a memory card includes a dielectric housing, a plurality of terminals received in the dielectric housing, a primary ejector and a secondary ejector. The dielectric housing defines a recess for accommodating the memory card. The primary ejector is received in one lateral side of the dielectric housing for ejecting the memory card out of the dielectric housing. The secondary ejector is received in the other lateral side of the dielectric housing for cooperating with the primary ejector to push the memory card out of the dielectric housing. After the memory card is fully inserted in the recess, the primary ejector stores an elastic force therein but is controlled to provide a substantially zero pushing force to the memory card. At the same time, the secondary ejector is still elastically urged against the memory card by an elastic force stored therein.
摘要翻译：适于容纳存储卡的存储卡连接器包括绝缘壳体，容纳在电介质壳体中的多个端子，初级喷射器和次级喷射器。绝缘壳体限定用于容纳存储卡的凹部。主推出器被容纳在电介质外壳的一个侧面中，用于将存储卡从电介质外壳中排出。辅助喷射器被容纳在电介质壳体的另一个侧面中，用于与主喷射器协作以将存储卡推出介质壳体。在存储卡完全插入凹槽中之后，主喷射器在其中存储弹性力，但是被控制以向存储卡提供基本为零的推力。同时，二次喷射器通过存储在其中的弹性力仍然弹性地推靠在存储卡上。

37. 发明授权

US07632153B1 Electrical connector and method of manufacturing the same 失效
标题翻译：电连接器及其制造方法
公开(公告)号：US07632153B1
公开(公告)日：2009-12-15
申请号：US12184540
申请日：2008-08-01
申请人： Ming-Chun Lai , Yu Li
发明人： Ming-Chun Lai , Yu Li
IPC分类号： H01R33/00 , H05K3/30
CPC分类号： H01R13/405 , H01R43/24 , Y10T29/4922
摘要： An electrical connector includes a dielectric housing and a plurality of electrical terminals integrated with the dielectric housing. A top of the dielectric housing defines a plurality of locating slots. A bottom of each locating slot defines a manufacturing hole. Each electrical terminal has a plate-shaped fixing portion embedded in the dielectric housing. A connecting end extends from one end of the fixing portion and out of the dielectric housing. A bending portion is bent upward from the other end of the fixing portion, and a contact portion obliquely extends from a top end of the bending portion. The fixing portion defines a fixing hole therein with respect to the contact portion. The fixing hole is located corresponding to and communicating with the manufacturing hole. The contact portion is received in the locating slot and covers the manufacturing hole.
摘要翻译：电连接器包括绝缘壳体和与绝缘壳体集成的多个电端子。绝缘壳体的顶部限定多个定位槽。每个定位槽的底部限定一个制造孔。每个电端子具有嵌入在绝缘壳体中的板状固定部分。连接端从固定部分的一端延伸出绝缘外壳。弯曲部分从固定部分的另一端向上弯曲，并且接触部分从弯曲部分的顶端倾斜延伸。固定部分在其中限定了相对于接触部分的固定孔。固定孔对应于并与制造孔连通。接触部分被容纳在定位槽中并覆盖制造孔。

38. 发明申请

US20090294875A1 Metal Oxide Semiconductor Device and Method for Manufacturing the Same 审中-公开
标题翻译：金属氧化物半导体器件及其制造方法
公开(公告)号：US20090294875A1
公开(公告)日：2009-12-03
申请号：US12536005
申请日：2009-08-05
申请人： Haohua Ye , Hok Min Ho , Yu Li
发明人： Haohua Ye , Hok Min Ho , Yu Li
IPC分类号： H01L29/78
CPC分类号： H01L21/26506 , H01L21/26513 , H01L29/665 , H01L29/6659 , H01L29/78621
摘要： A Metal Oxide Semiconductor device includes a semiconductor substrate; a gate electrode formed on the surface of the substrate, having an offset spacer on each side; source/drain electrodes in the substrate having lightly doped regions respectively; metal silicide located on the gate electrode and the source/drain electrodes; and first impurity ions and second impurity ions in the lightly doped regions. A method for manufacturing a Metal Oxide Semiconductor device includes forming a gate electrode on a semiconductor substrate; implanting first impurity ions and second impurity ions to form lightly doped regions; depositing a dielectric layer and etching the dielectric layer to form offset spacers; implanting the first impurity ions to form the source/drain electrodes; forming metal silicide on the surfaces of the gate electrode and the source/drain regions. This invention can effectively prevent metal nickel diffusion into the lightly doped regions.
摘要翻译：金属氧化物半导体器件包括半导体衬底; 形成在所述基板的表面上的栅电极，在每一侧具有偏移间隔物; 分别具有轻掺杂区的衬底中的源/漏电极; 位于栅电极和源/漏电极上的金属硅化物; 以及轻掺杂区域中的第一杂质离子和第二杂质离子。金属氧化物半导体器件的制造方法包括在半导体衬底上形成栅电极; 注入第一杂质离子和第二杂质离子以形成轻掺杂区域; 沉积电介质层并蚀刻介电层以形成偏移间隔物; 注入第一杂质离子以形成源极/漏极; 在栅极电极和源极/漏极区域的表面上形成金属硅化物。本发明可有效地防止金属镍扩散入轻掺杂区域。

39. 发明授权

US07581993B1 Socket connector 失效
标题翻译：插座连接器
公开(公告)号：US07581993B1
公开(公告)日：2009-09-01
申请号：US12081957
申请日：2008-04-24
申请人： Ming-Chun Lai , Yu Li
发明人： Ming-Chun Lai , Yu Li
IPC分类号： H01R13/502
CPC分类号： H01R12/57 , H01R12/7047 , H01R13/2442
摘要： The present invention provides a socket connector adapted for a charger capable of charging a bluetooth earphone. The socket connector includes a plurality of terminals and a dielectric body. Each of the terminals has a soldering portion. All the soldering portions are connected with a terminal strip so that all the terminals are integrated. The dielectric body is integrally formed with the integrated terminals that are prearranged in a mold by injection molding. The soldering portions and the terminal strip extend out of the dielectric body so that the terminal strip can be removed after the terminals and the dielectric body are fixed together.
摘要翻译：本发明提供了适用于能够对蓝牙耳机充电的插座连接器。插座连接器包括多个端子和电介质体。每个端子具有焊接部分。所有焊接部分都与端子板连接，使得所有的端子都被集成。电介质体与通过注射成型在模具中预先布置的集成端子一体形成。焊接部分和端子条从电介质体延伸出来，使得在端子和电介质体固定在一起之后可以去除端子条。

40. 发明申请

US20080278165A1 Method and apparatus for reconstruction of an image in image space using basis functions (RIB) for partially parallel imaging 审中-公开
标题翻译：用于使用用于部分并行成像的基函数（RIB）来重建图像空间中的图像的方法和装置
公开(公告)号：US20080278165A1
公开(公告)日：2008-11-13
申请号：US12148367
申请日：2008-04-18
申请人： Yu Li , Feng Huang , G. Randy Duensing
发明人： Yu Li , Feng Huang , G. Randy Duensing
IPC分类号： G01R33/48
CPC分类号： G01R33/5611
摘要： Embodiments of the invention pertain to a method and apparatus for image reconstruction for parallel Magnetic Resonance Imaging (MRI). In a specific embodiment, a method for image reconstruction in image space is provided. The method can suppress aliasing caused by undersampling when the number of sampling lines in k-space is reduced to increase the imaging speed. In an embodiment, suppressing aliasing from under-sampling can improve the quality of images reconstructed from the data acquired using a MRI coil array. In an embodiment, the method operates in image space and achieves a good resolution. In the reconstruction, the sum of square errors can be minimized within a region of interest, which can allow the image reconstruction to be optimized in a particular imaging region of interest by sacrificing the reconstruction of other regions. In a further embodiment, image reconstruction can be implemented region by region, allowing global optimization by spending a longer time in reconstruction.
摘要翻译：本发明的实施例涉及用于并行磁共振成像（MRI）的图像重建的方法和装置。在具体实施例中，提供了一种用于图像空间中的图像重建的方法。当减小k空间中的采样线的数量以增加成像速度时，该方法可以抑制由欠采样引起的混叠。在一个实施例中，抑制来自欠采样的混叠可以改善从使用MRI线圈阵列获取的数据重建的图像的质量。在一个实施例中，该方法在图像空间中操作并且实现良好的分辨率。在重建中，平方误差的和可以在感兴趣的区域内最小化，这可以允许通过牺牲其他区域的重建来在特定的感兴趣的成像区域中优化图像重建。在另一个实施例中，图像重建可以逐个区域实现，从而通过在重建中花更长的时间来实现全局优化。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式