会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 21. 发明授权
    • Integrated overvoltage and reverse voltage protection circuit
    • 集成过压和反向电压保护电路
    • US06882513B2
    • 2005-04-19
    • US10243749
    • 2002-09-13
    • J. Marcos Laraia
    • J. Marcos Laraia
    • H01L27/02H02H3/00
    • H01L27/0285
    • An integrated overvoltage and reverse voltage protection circuit. The protection circuit includes a field-effect transistor having a source terminal coupled to an input terminal of the protection circuit, and a drain terminal coupled to an output terminal of the protection circuit. A resistor is coupled between the source terminal and the body terminal of the field-effect transistor to inhibit reverse current flow during a reverse voltage condition. A voltage-current dependent circuit is coupled between the gate terminal and the source terminal of the field-effect transistor, and is configured to apply a voltage between the gate terminal and the source terminal that is dependent on the current passing through the voltage-current dependent circuit. A current application circuit is coupled to the voltage-current dependent circuit and is configured to apply a current that limits or even altogether stops an applied overvoltage condition from reaching a load circuit.
    • 集成过压和反向电压保护电路。 保护电路包括具有耦合到保护电路的输入端的源极端子和耦合到保护电路的输出端子的漏极端子的场效应晶体管。 电阻器耦合在源极端子和场效应晶体管的主体端子之间,以在反向电压条件期间抑制反向电流流动。 电压电流相关电路耦合在场效应晶体管的栅极端子和源极端子之间,并且被配置为在栅极端子和源极端子之间施加电压,该电压取决于通过电压 - 电流的电流 依赖电路。 当前的应用电路耦合到与电压 - 电流相关的电路,并且被配置为施加限制或甚至总共停止所施加的过电压状况的电流到达负载电路。
    • 22. 发明授权
    • Dual differential-input amplifier having wide input range
    • 双差分输入放大器具有宽输入范围
    • US06844781B1
    • 2005-01-18
    • US10615440
    • 2003-07-07
    • Joseph WalshStan Latimer
    • Joseph WalshStan Latimer
    • H03F3/30H03F3/45
    • H03F3/3066H03F3/3022H03F3/45085H03F3/45094H03F3/45183H03F3/45192H03F2203/45028H03F2203/45664
    • A dual differential-input operational amplifier that includes six PMOSFETs having their source terminals coupled to a high voltage. A seventh and eighth PMOSFET have their source terminals coupled to a current source. Four NMOSFETs have their source terminals coupled to a low voltage. A fifth and sixth NMOSFET have their source terminals coupled to a current sink. The various PMOSFETs and NMOSFETs are coupled together such that the gate terminals of the fifth NMOSFET and eighth PMOSFET receive a first input of the differential input, and such that the gate terminals of the sixth NMOSFET and the seventh PMOSFET receive a second input of the differential input. The operational amplifier may be vertically inverted, or implemented by bipolar transistors, with cascoding devices, and with a second stage in the form of an inverter.
    • 双差分输入运算放大器,其包括六个PMOSFET,其源极端子耦合到高电压。 第七和第八PMOSFET的源极端子耦合到电流源。 四个NMOSFET的源极端子耦合到低电压。 第五和第六NMOSFET的源极端子耦合到电流吸收器。 各种PMOSFET和NMOSFET耦合在一起,使得第五NMOSFET和第八PMOSFET的栅极端子接收差分输入的第一输入,并且使得第六NMOSFET和第七PMOSFET的栅极端子接收差分的第二输入 输入。 运算放大器可以垂直倒置或由双极型晶体管用级联装置实现,并且具有逆变器形式的第二级。
    • 25. 发明授权
    • Delay locked loop with fixed angle de-skew, quick start and low jitter
    • 延迟锁定环,具有固定角度去偏移,快速启动和低抖动
    • US07342985B1
    • 2008-03-11
    • US10602195
    • 2003-06-24
    • Melvin W. Stene
    • Melvin W. Stene
    • H03D3/24
    • H03L7/0812H03L7/0814H03L7/095H03L7/10
    • Digital delay locked loops which generate fixed angle delayed (e.g., quadrature) clock signals based on a reference clock signal and that accounts for clock signal delay. The number of quadrature delay elements is calculated based on the number of delay elements needed to provide one or more cycles of delay, and adjusted to reflect system clock delay. The digital delay locked loop also acquires a locked state quickly by sampling more frequently before acquiring the lock than after. Furthermore, jitter is reduced by introducing hysteresis into the sampling process, and by disabling the delay element adjustment process during jitter sensitive times. Lock stability is improved by introducing hysteresis into the lock detection process.
    • 数字延迟锁定环,其基于参考时钟信号产生固定角度延迟(例如,正交)时钟信号,并且考虑到时钟信号延迟。 基于提供一个或多个延迟周期所需的延迟元件的数量来计算正交延迟元件的数量,并且被调整以反映系统时钟延迟。 数字延迟锁定环还在获取锁定之前更频繁地采集锁定状态。 此外,通过在采样过程中引入迟滞,以及通过在抖动敏感时间期间禁用延迟元件调整过程来减小抖动。 通过在锁定检测过程中引入滞后来改善锁定稳定性。
    • 26. 发明申请
    • SENSOR CALIBRATION USING SELECTIVELY DISCONNECTED TEMPERATURE
    • 传感器校准使用选择性的断开温度
    • US20080027667A1
    • 2008-01-31
    • US11460951
    • 2006-07-28
    • Larry PetersenJose Taveira
    • Larry PetersenJose Taveira
    • G06F19/00G01D18/00G06F17/40
    • G01D3/0365G01D3/022G01D18/008
    • Calibration of a sensor circuit that includes a sensor, a temperature measurement circuit and a signal processing path. The sensor senses a physical parameter to be measured and generates an electrical sensor output signal representing the physical parameter. The temperature measurement circuit outputs a measured temperature. The signal processing path is coupled to the sensor so as to receive the electrical sensor output signal and use the measured temperature to compensate for temperature variations in the electrical sensor output signal. During calibration, the output voltage of the signal processing path is measured at multiple temperatures, and at multiple values of the physical parameter being measured at each temperature while the signal processing path is disconnected from using the measured temperature of the temperature measurement circuit.
    • 包括传感器,温度测量电路和信号处理路径的传感器电路的校准。 传感器检测要测量的物理参数,并产生表示物理参数的电传感器输出信号。 温度测量电路输出测量温度。 信号处理路径耦合到传感器,以便接收电传感器输出信号并使用测量的温度来补偿电传感器输出信号中的温度变化。 在校准期间,在多个温度下测量信号处理路径的输出电压,并且在将信号处理路径与使用温度测量电路的测量温度断开的同时,在每个温度下测量物理参数的多个值。
    • 27. 发明授权
    • Differential signal driver having complimentary and current-aided pre-emphasis
    • 差分信号驱动器具有互补和电流辅助预加重
    • US07215156B1
    • 2007-05-08
    • US11157403
    • 2005-06-20
    • Zhongmin Li
    • Zhongmin Li
    • H03K19/094
    • H04L25/0282H04L25/0276
    • A differential voltage signal (LVDS) driver circuit and/or a Current Mode Logic (CML) driver circuit. The circuit includes two current switches, each coupled to a corresponding input node. In a complementary manner, when a differential signal is applied across the input nodes, one current switch is open, while the other current switch is closed, and vice versa. A current allocation component allocates current between the two input current switches such that, when the first current switch is closed and the second current switch is open, increasing current is allocated through the first current switch and the intervening current path between the current allocation component and the first current switch, and vice versa. The circuit includes complementary pre-emphasis and/or current-aided pre-emphasis mechanisms that boost differential output transmission edges.
    • 差分电压信号(LVDS)驱动电路和/或电流模式逻辑(CML)驱动电路。 电路包括两个电流开关,每个开关耦合到相应的输入节点。 以互补的方式,当跨输入节点施加差分信号时,一个电流开关断开,而另一个电流开关闭合,反之亦然。 当前分配组件在两个输入电流开关之间分配电流,使得当第一电流开关闭合并且第二电流开关断开时,增加的电流通过第一电流开关分配,并且当前分配组件和 第一个电流开关,反之亦然。 该电路包括增强差分输出传输边缘的互补预加重和/或电流辅助预加重机制。
    • 28. 发明授权
    • Direct conversion receiver for amplitude modulated signals using linear/log filtering
    • 使用线性/对数滤波的幅度调制信号的直接转换接收机
    • US07113760B1
    • 2006-09-26
    • US10426383
    • 2003-04-29
    • Andrei R. PetrovShane A. Blanchard
    • Andrei R. PetrovShane A. Blanchard
    • H04B1/26
    • H03D1/2245H04B1/30
    • A receiver circuit that includes a direct conversion receiver that receives a modulated signal, and generates an in-phase differential signal and a quadrature-phase differential signal. The receiver circuit includes an in-phase branch that processes the in-phase differential signal, and a quadrature-phase branch that processes the quadrature-phase differential signal. Each branch includes an amplifier and a summer. The amplifier is configured to receive and amplify the respective in-phase or quadrature-phase differential signal. The summer receives the resulting amplified differential signal and sums the signals to generate a single signal. A log amplifier receives the summed in-phase and quadrature-phase signal, and generates an RSSI signal that is proportional to the log of the difference between the two summed signals. The data may then be extracted based on the amplitude of the RSSI signal.
    • 一种接收机电路,包括接收调制信号的直接转换接收机,并产生同相差分信号和正交相位差分信号。 接收器电路包括处理同相差分信号的同相分支和处理正交相差分信号的正交相分支。 每个分支包括一个放大器和一个夏天。 放大器被配置为接收和放大相应的同相或正交相差分信号。 夏天接收所得到的放大的差分信号,并且对信号求和以产生单个信号。 对数放大器接收相加和相位相加的信号,并产生与两个求和信号之差的对数成正比的RSSI信号。 然后可以基于RSSI信号的幅度来提取数据。