专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明申请

US20110119445A1 HEAP/STACK GUARD PAGES USING A WAKEUP UNIT 失效
标题翻译： HEAP / STACK GUARD页面使用唤醒单元
公开(公告)号：US20110119445A1
公开(公告)日：2011-05-19
申请号：US12696817
申请日：2010-01-29
申请人： Thomas M. Gooding , David L. Satterfield , Burkhard Steinmacher-Burow
发明人： Thomas M. Gooding , David L. Satterfield , Burkhard Steinmacher-Burow
IPC分类号： G06F12/08 , G06F12/00 , G06F13/24
CPC分类号： G06F15/17381 , G06F9/30072
摘要： A method and system for providing a memory access check on a processor including the steps of detecting accesses to a memory device including level-1 cache using a wakeup unit. The method includes invalidating level-1 cache ranges corresponding to a guard page, and configuring a plurality of wakeup address compare (WAC) registers to allow access to selected WAC registers. The method selects one of the plurality of WAC registers, and sets up a WAC register related to the guard page. The method configures the wakeup unit to interrupt on access of the selected WAC register. The method detects access of the memory device using the wakeup unit when a guard page is violated. The method generates an interrupt to the core using the wakeup unit, and determines the source of the interrupt. The method detects the activated WAC registers assigned to the violated guard page, and initiates a response.
摘要翻译：一种用于在处理器上提供存储器访问检查的方法和系统，包括以下步骤：使用唤醒单元检测对包括一级高速缓存的存储设备的访问。该方法包括使对应于保护页面的1级缓存范围失效，以及配置多个唤醒地址比较（WAC）寄存器以允许访问所选择的WAC寄存器。该方法选择多个WAC寄存器中的一个，并建立与保护页相关的WAC寄存器。该方法配置唤醒单元在所选WAC寄存器访问时中断。当防护页被违反时，该方法使用唤醒单元检测存储设备的访问。该方法使用唤醒单元为内核生成中断，并确定中断源。该方法检测分配给违规保护页面的激活的WAC寄存器，并发起响应。

22. 发明申请

US20100107012A1 HIERARCHICAL DEBUG INFORMATION COLLECTION 失效
标题翻译：分层调查信息收集
公开(公告)号：US20100107012A1
公开(公告)日：2010-04-29
申请号：US12258989
申请日：2008-10-27
申请人： Thomas M. Gooding
发明人： Thomas M. Gooding
IPC分类号： G06F11/00
CPC分类号： G06F11/3636 , G06F11/3656
摘要： Embodiments of the invention are generally related to retrieving debug data from a plurality of nodes of a parallel computer system. To retrieve debug data, a message may be broadcast from a service node of the system to each of the plurality of nodes via a first network, the message indicating a debug operation that is to be performed. A node of the plurality of nodes may transfer an interrupt signal to the rest of the plurality of nodes via a second network. Upon receiving the interrupt signal, the plurality of nodes may perform the debug operation comprising transferring the debug data to the service node via a third network.
摘要翻译：本发明的实施例通常涉及从并行计算机系统的多个节点检索调试数据。为了检索调试数据，可以经由第一网络将消息从系统的服务节点广播到多个节点中的每一个，该消息指示要执行的调试操作。多个节点的节点可以经由第二网络将中断信号传送到多个节点的其余部分。在接收到中断信号时，多个节点可以执行调试操作，包括经由第三网络将调试数据传送到服务节点。

23. 发明授权

US09037892B2 System-wide power management control via clock distribution network 有权
标题翻译：通过时钟分配网络进行全系统的电源管理控制
公开(公告)号：US09037892B2
公开(公告)日：2015-05-19
申请号：US13085879
申请日：2011-04-13
申请人： Paul W. Coteus , Alan Gara , Thomas M. Gooding , Rudolf A. Haring , Gerard V. Kopcsay , Thomas A. Liebsch , Don D. Reed
发明人： Paul W. Coteus , Alan Gara , Thomas M. Gooding , Rudolf A. Haring , Gerard V. Kopcsay , Thomas A. Liebsch , Don D. Reed
IPC分类号： G06F1/04 , G06F1/12 , G06F1/32 , G06F1/10 , G06F1/20
CPC分类号： G06F1/329 , G06F1/10 , G06F1/12 , G06F1/206 , G06F1/3206 , G06F1/324 , G06F1/3296 , Y02D10/126 , Y02D10/16 , Y02D10/172 , Y02D10/24
摘要： An apparatus, method and computer program product for automatically controlling power dissipation of a parallel computing system that includes a plurality of processors. A computing device issues a command to the parallel computing system. A clock pulse-width modulator encodes the command in a system clock signal to be distributed to the plurality of processors. The plurality of processors in the parallel computing system receive the system clock signal including the encoded command, and adjusts power dissipation according to the encoded command.
摘要翻译：一种用于自动控制包括多个处理器的并行计算系统的功耗的装置，方法和计算机程序产品。计算设备向并行计算系统发出命令。时钟脉冲宽度调制器对系统时钟信号中的命令进行编码，以分配给多个处理器。并行计算系统中的多个处理器接收包括编码命令的系统时钟信号，并根据编码命令调整功耗。

24. 发明申请

US20130159575A1 ADAPTIVE RECOVERY FOR PARALLEL REACTIVE POWER THROTTLING 有权
标题翻译：并行反应电力自适应恢复
公开(公告)号：US20130159575A1
公开(公告)日：2013-06-20
申请号：US13327100
申请日：2011-12-15
申请人： Thomas M. Gooding , Brant L. Knudson , Cory Lappi , Ruth J. Poole , Andrew T. Tauferner
发明人： Thomas M. Gooding , Brant L. Knudson , Cory Lappi , Ruth J. Poole , Andrew T. Tauferner
IPC分类号： G06F13/24
CPC分类号： G06F1/3234 , G06F1/206 , Y02D10/16
摘要： Power throttling may be used to conserve power and reduce heat in a parallel computing environment. Compute nodes in the parallel computing environment may be organized into groups based on, for example, whether they execute tasks of the same job or receive power from the same converter. Once one of compute nodes in the group detects that a parameter (i.e., temperature, current, power consumption, etc.) has exceeded a first threshold, power throttling on all the nodes in the group may be activated. However, before deactivating power throttling, a plurality of parameters associated with the group of compute nodes may be monitored to ensure they are all below a second threshold. If so, the power throttling for all of the compute nodes is deactivated.
摘要翻译：功率节流可用于节约电力并减少并行计算环境中的热量。并行计算环境中的计算节点可以基于例如它们是否执行相同作业的任务或从相同的转换器接收功率而被组织成组。一旦组中的计算节点之一检测到参数（即，温度，电流，功耗等）已经超过第一阈值，则可以激活组中所有节点上的功率节流。然而，在停用功率节流之前，可以监视与该组计算节点相关联的多个参数，以确保它们都在低于第二阈值。如果是这样，则停用所有计算节点的功率节流。

25. 发明申请

US20110119521A1 REPRODUCIBILITY IN A MULTIPROCESSOR SYSTEM 有权
标题翻译：多处理器系统中的可重复性
公开(公告)号：US20110119521A1
公开(公告)日：2011-05-19
申请号：US12774475
申请日：2010-05-05
申请人： Ralph A. Bellofatto , Dong Chen , Paul W. Coteus , Noel A. Eisley , Alan Gara , Thomas M. Gooding , Rudolf A. Haring , Philip Heidelberger , Gerard V. Kopcsay , Thomas A. Liebsch , Martin Ohmacht , Don D. Reed , Robert M. Senger , Burkhard Steinmacher-Burow , Yutaka Sugawara
发明人： Ralph A. Bellofatto , Dong Chen , Paul W. Coteus , Noel A. Eisley , Alan Gara , Thomas M. Gooding , Rudolf A. Haring , Philip Heidelberger , Gerard V. Kopcsay , Thomas A. Liebsch , Martin Ohmacht , Don D. Reed , Robert M. Senger , Burkhard Steinmacher-Burow , Yutaka Sugawara
IPC分类号： G06F1/04
CPC分类号： G06F1/10 , G06F11/2242
摘要： Fixing a problem is usually greatly aided if the problem is reproducible. To ensure reproducibility of a multiprocessor system, the following aspects are proposed: a deterministic system start state, a single system clock, phase alignment of clocks in the system, system-wide synchronization events, reproducible execution of system components, deterministic chip interfaces, zero-impact communication with the system, precise stop of the system and a scan of the system state.
摘要翻译：如果问题是可重现的，通常会大大帮助解决问题。为了确保多处理器系统的可重复性，提出了以下方面：确定性系统启动状态，单个系统时钟，系统中的时钟相位对齐，全系统同步事件，系统组件的可重复执行，确定性芯片接口，零 - 与系统进行通信，精确地停止系统并扫描系统状态。

26. 发明授权

US07941681B2 Proactive power management in a parallel computer 有权
标题翻译：并行计算机中的主动电源管理
公开(公告)号：US07941681B2
公开(公告)日：2011-05-10
申请号：US11840711
申请日：2007-08-17
申请人： Thomas M. Gooding , Todd A. Inglett , Thomas A. Liebsch , Thomas E. Musta , Don D. Reed
发明人： Thomas M. Gooding , Todd A. Inglett , Thomas A. Liebsch , Thomas E. Musta , Don D. Reed
IPC分类号： G06F1/32
CPC分类号： G06F9/4843 , G06F1/3203 , G06F1/329 , Y02D10/24
摘要： Proactive power management in a parallel computer, the parallel computer including a service node and a plurality of compute nodes, the service node connected to the compute nodes through an out-of-band service network, each compute node including a computer processor and a computer memory operatively coupled to the computer processor. Embodiments include receiving, by the service node, a user instruction to initiate a job on an operational group of compute nodes in the parallel computer, the instruction including power management attributes for the compute nodes; setting, by the service node in accordance with the power management attributes for the compute nodes of the operational group, power consumption ratios for each compute node of the operational group including a computer processor power consumption ratio and a computer memory power consumption ratio; and initiating, by the service node, the job on the compute nodes of the operational group of the parallel computer.
摘要翻译：并行计算机中的主动功率管理，并行计算机包括服务节点和多个计算节点，服务节点通过带外服务网络连接到计算节点，每个计算节点包括计算机处理器和计算机可操作地耦合到计算机处理器的存储器。实施例包括由服务节点接收用于在并行计算机中的计算节点的操作组上发起作业的用户指令，所述指令包括用于计算节点的功率管理属性; 由服务节点根据操作组的计算节点的功率管理属性设置包括计算机处理器功耗比和计算机存储器功耗比的操作组的每个计算节点的功耗比; 并且由服务节点发起并行计算机的操作组的计算节点上的作业。

27. 发明授权

US08924763B2 Synchronizing compute node time bases in a parallel computer 有权
标题翻译：在并行计算机中同步计算节点时基
公开(公告)号：US08924763B2
公开(公告)日：2014-12-30
申请号：US13327107
申请日：2011-12-15
申请人： Dong Chen , Daniel A. Faraj , Thomas M. Gooding , Philip Heidelberger
发明人： Dong Chen , Daniel A. Faraj , Thomas M. Gooding , Philip Heidelberger
IPC分类号： G06F1/12
CPC分类号： G06F1/12 , H04L12/413
摘要： Synchronizing time bases in a parallel computer that includes compute nodes organized for data communications in a tree network, where one compute node is designated as a root, and, for each compute node: calculating data transmission latency from the root to the compute node; configuring a thread as a pulse waiter; initializing a wakeup unit; and performing a local barrier operation; upon each node completing the local barrier operation, entering, by all compute nodes, a global barrier operation; upon all nodes entering the global barrier operation, sending, to all the compute nodes, a pulse signal; and for each compute node upon receiving the pulse signal: waking, by the wakeup unit, the pulse waiter; setting a time base for the compute node equal to the data transmission latency between the root node and the compute node; and exiting the global barrier operation.
摘要翻译：在并行计算机中同步时基，其包括为树网络中的数据通信而组织的计算节点，其中一个计算节点被指定为根，并且对于每个计算节点，计算从根到计算节点的数据传输等待时间; 将线程配置为脉冲服务员; 初始化唤醒单元; 并执行局部屏障操作; 在每个节点完成局部屏障操作时，由所有计算节点进入全局屏障操作; 在所有节点进入全局屏障操作之后，向所有计算节点发送脉冲信号; 并且对于每个计算节点在接收到脉冲信号时：由唤醒单元唤醒脉冲服务员; 为计算节点设置等于根节点和计算节点之间的数据传输延迟的时基; 并退出全球屏障操作。

28. 发明申请

US20130159760A1 Synchronizing Compute Node Time Bases In A Parallel Computer 有权
标题翻译：在并行计算机中同步计算节点时基
公开(公告)号：US20130159760A1
公开(公告)日：2013-06-20
申请号：US13327107
申请日：2011-12-15
申请人： Dong Chen , Daniel A. Faraj , Thomas M. Gooding , Philip Heidelberger
发明人： Dong Chen , Daniel A. Faraj , Thomas M. Gooding , Philip Heidelberger
IPC分类号： G06F1/12
CPC分类号： G06F1/12 , H04L12/413
摘要： Synchronizing time bases in a parallel computer that includes compute nodes organized for data communications in a tree network, where one compute node is designated as a root, and, for each compute node: calculating data transmission latency from the root to the compute node; configuring a thread as a pulse waiter; initializing a wakeup unit; and performing a local barrier operation; upon each node completing the local barrier operation, entering, by all compute nodes, a global barrier operation; upon all nodes entering the global barrier operation, sending, to all the compute nodes, a pulse signal; and for each compute node upon receiving the pulse signal: waking, by the wakeup unit, the pulse waiter; setting a time base for the compute node equal to the data transmission latency between the root node and the compute node; and exiting the global barrier operation.
摘要翻译：在并行计算机中同步时基，其包括为树网络中的数据通信而组织的计算节点，其中一个计算节点被指定为根，并且对于每个计算节点，计算从根到计算节点的数据传输等待时间; 将线程配置为脉冲服务员; 初始化唤醒单元; 并执行局部屏障操作; 在每个节点完成局部屏障操作时，由所有计算节点进入全局屏障操作; 在所有节点进入全局屏障操作之后，向所有计算节点发送脉冲信号; 并且对于每个计算节点在接收到脉冲信号时：由唤醒单元唤醒脉冲服务员; 为计算节点设置等于根节点和计算节点之间的数据传输延迟的时基; 并退出全球屏障操作。

29. 发明申请

US20110209154A1 THREAD SPECULATIVE EXECUTION AND ASYNCHRONOUS CONFLICT EVENTS 有权
标题翻译：螺旋线性执行和异常冲突事件
公开(公告)号：US20110209154A1
公开(公告)日：2011-08-25
申请号：US12711328
申请日：2010-02-24
申请人： Thomas M. Gooding , John Kevin O'Brien , Kai-Ting Amy Wang , Xiaotong Zhuang
发明人： Thomas M. Gooding , John Kevin O'Brien , Kai-Ting Amy Wang , Xiaotong Zhuang
IPC分类号： G06F9/46
CPC分类号： G06F11/1469 , G06F9/3834 , G06F9/3842 , G06F9/3851 , G06F9/3861 , G06F9/467
摘要： In an embodiment, asynchronous conflict events are received during a previous rollback period. Each of the asynchronous conflict events represent conflicts encountered by speculative execution of a first plurality of work units and may be received out-of-order. During a current rollback period, a first work unit is determined whose speculative execution raised one of the asynchronous conflict events, and the first work unit is older than all other of the first plurality of work units. A second plurality of work units are determined, whose ages are equal to or older than the first work unit, wherein each of the second plurality of work units are assigned to respective executing threads. Rollbacks of the second plurality of work units are performed. After the rollbacks of the second plurality of work units are performed, speculative executions of the second plurality of work units are initiated in age order, from oldest to youngest.
摘要翻译：在一个实施例中，在先前的回滚期间期间接收到异步冲突事件。每个异步冲突事件表示由第一多个工作单元的推测性执行而遇到的冲突，并且可以被无序地接收。在当前回滚期间，确定第一工作单元，其推测执行引起异步冲突事件中的一个，并且第一工作单元比第一多个工作单元中的所有其他工作单元老。确定第二多个作业单元，其年龄等于或小于第一工作单元，其中第二多个作业单元中的每一个分配给相应的执行螺纹。执行第二多个工作单元的回滚。在执行第二多个工作单元的回滚之后，第二个多个工作单元的推测性执行以年龄从最早到最小的顺序启动。

30. 发明授权

US07877620B2 Managing power in a parallel computer 有权
标题翻译：在并行计算机中管理电源
公开(公告)号：US07877620B2
公开(公告)日：2011-01-25
申请号：US11840743
申请日：2007-08-17
申请人： Alan Gara , Thomas M. Gooding , Todd A. Inglett , Thomas A. Liebsch , Thomas E. Musta
发明人： Alan Gara , Thomas M. Gooding , Todd A. Inglett , Thomas A. Liebsch , Thomas E. Musta
IPC分类号： G06F1/26
CPC分类号： G06F1/263 , G06F1/3203
摘要： Managing power in a parallel computer, the parallel computer including a power supply and a plurality of compute nodes, the plurality of compute nodes powered by the power supply through a plurality of DC-DC converters, each DC-DC converter supplying current to an assigned group of compute nodes, each DC-DC converter having a current sensor. Embodiments include monitoring, by the current sensor, an amount of current supplied by that DC-DC converter to its assigned group of compute nodes; determining, by at least one DC-DC converter, that the amount of current supplied is greater than a predefined threshold value; sending, by the at least one DC-DC converter to the plurality of compute nodes, a global interrupt, including notifying the plurality of compute nodes to reduce power consumption; and reducing, by the plurality of compute nodes in accordance with power consumption ratios, power consumption of the compute nodes.
摘要翻译：在并行计算机中管理并行计算机，并行计算机包括电源和多个计算节点，所述多个计算节点由电源通过多个DC-DC转换器供电，每个DC-DC转换器将电流提供给所分配的一组计算节点，每个DC-DC转换器具有电流传感器。实施例包括由电流传感器监测由该DC-DC转换器提供给其分配的计算节点组的电流量; 由至少一个DC-DC转换器确定所提供的电流量大于预定阈值; 由所述至少一个DC-DC转换器向所述多个计算节点发送全局中断，包括通知所述多个计算节点以减少功耗; 并且根据功耗比由所述多个计算节点减少所述计算节点的功率消耗。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式