专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明授权

US4420807A Selectively holding data in a buffer for defective backing store tracks 失效
标题翻译：选择性地将缓冲区中的数据保存在有缺陷的后备存储轨道上
公开(公告)号：US4420807A
公开(公告)日：1983-12-13
申请号：US298034
申请日：1981-08-31
申请人： Arthur H. Nolta , David G. Reed
发明人： Arthur H. Nolta , David G. Reed
IPC分类号： G06F3/06 , G06F12/08 , G06F12/12 , G11B20/12 , G11B20/18 , G11C29/00 , G06F13/00 , G06F11/00 , G11C11/40
CPC分类号： G11C29/70 , G11B20/1883 , G11B2220/20
摘要： Data associated with a defective area of a backing store and stored in an alternate area, such as defective and alternate tracks in a direct access storage device, is selectively stored in a high speed buffer front store based upon usage of such data. A first replacement control governs buffer operation for data from good areas of the backing store, and a second independent replacement control governs buffer operation for data from alternate storage areas. Limitations are imposed on the amount of data subject to the second replacement control.
摘要翻译：与后备存储器的缺陷区域相关联并且存储在备用区域中的数据，例如直接访问存储设备中的缺陷和备用轨道，基于这种数据的使用被选择性地存储在高速缓冲器前端存储器中。第一替换控制控制来自后备存储的良好区域的数据的缓冲操作，而第二独立替换控制控制来自备用存储区域的数据的缓冲操作。限制第二次更换控制的数据量。

22. 发明授权

US08736617B2 Hybrid graphic display 有权
标题翻译：混合图形显示
公开(公告)号：US08736617B2
公开(公告)日：2014-05-27
申请号：US12185698
申请日：2008-08-04
申请人： Stephen Lew , Bruce R. Intihar , Abraham B. de Waal , David G. Reed , Tony Tamasi , David Wyatt , Franck R. Diard , Brad Simeral
发明人： Stephen Lew , Bruce R. Intihar , Abraham B. de Waal , David G. Reed , Tony Tamasi , David Wyatt , Franck R. Diard , Brad Simeral
IPC分类号： G06F15/16 , G06F15/80
CPC分类号： G06T1/20
摘要： A method of displaying graphics data is described. The method involves accessing the graphics data in a memory subsystem associated with one graphics subsystem. The graphics data is transmitted to a second graphics subsystem, where it is displayed on a monitor coupled to the second graphics subsystem.
摘要翻译：描述显示图形数据的方法。该方法涉及访问与一个图形子系统相关联的存储器子系统中的图形数据。图形数据被发送到第二图形子系统，其中它显示在耦合到第二图形子系统的监视器上。

23. 发明申请

US20130201195A1 SCREEN COMPRESSION FOR MOBILE APPLICATIONS 审中-公开
标题翻译：用于移动应用的屏幕压缩
公开(公告)号：US20130201195A1
公开(公告)日：2013-08-08
申请号：US13367882
申请日：2012-02-07
申请人： Krishnan SREENIVAS , Koen Bennebroek , Karthik Bhat , Stefano A. Pescador , David G. Reed , Brad W. Simeral , Edward M. Veeser
发明人： Krishnan SREENIVAS , Koen Bennebroek , Karthik Bhat , Stefano A. Pescador , David G. Reed , Brad W. Simeral , Edward M. Veeser
IPC分类号： G06F13/14
CPC分类号： G09G5/36 , G09G5/001 , G09G5/08 , G09G5/395 , G09G2320/103 , G09G2330/021 , G09G2340/02 , G09G2360/125
摘要： One embodiment of the invention sets forth a technique for compressing and storing display data and optionally compressing and storing cursor data in a memory that is local to a graphics processing unit to reduce the power consumed by a mobile computing device when refreshing the screen. Compressing the display data and optionally the cursor data also reduces the relative cost of the invention by reducing the size of the local memory relative to the size that would be necessary if the display data were stored locally in uncompressed form. Thus, the invention may improve mobile computing device battery life, while keeping additional costs low.
摘要翻译：本发明的一个实施例提出了一种用于压缩和存储显示数据的技术，并且可选地将光标数据压缩并存储在图形处理单元本地的存储器中，以减少当刷新屏幕时由移动计算设备消耗的功率。如果显示数据以非压缩形式本地存储，则压缩显示数据和可选的光标数据也可以通过相对于所需尺寸减小本地存储器的大小来降低本发明的相对成本。因此，本发明可以改善移动计算设备的电池寿命，同时保持较低的成本。

24. 发明授权

US08427496B1 Method and system for implementing compression across a graphics bus interconnect 有权
标题翻译：用于在图形总线互连上实现压缩的方法和系统
公开(公告)号：US08427496B1
公开(公告)日：2013-04-23
申请号：US11129099
申请日：2005-05-13
申请人： Anthony Michael Tamasi , John M. Danskin , David G. Reed , Brian M. Kelleher
发明人： Anthony Michael Tamasi , John M. Danskin , David G. Reed , Brian M. Kelleher
IPC分类号： G06F12/02 , G06T9/00 , G06T1/60
CPC分类号： G06F12/02 , G06T1/60 , G06T9/00 , H04N19/428
摘要： A system for compressed data transfer across a graphics bus in a computer system. The system includes a bridge, a system memory coupled to the bridge, and a graphics bus coupled to the bridge. A graphics processor is coupled to the graphics bus. The graphics processor is configured to compress graphics data and transfer compressed graphics data across the graphics bus to the bridge for subsequent storage in the system memory.
摘要翻译：用于在计算机系统中跨图形总线进行压缩数据传输的系统。该系统包括桥接器，耦合到桥接器的系统存储器以及耦合到桥接器的图形总线。图形处理器耦合到图形总线。图形处理器被配置为压缩图形数据并将图形总线上的压缩图形数据传送到桥接器，用于后续存储在系统存储器中。

25. 发明授权

US08120614B2 Screen compression for mobile applications 有权
标题翻译：移动应用的屏幕压缩
公开(公告)号：US08120614B2
公开(公告)日：2012-02-21
申请号：US13050708
申请日：2011-03-17
申请人： Krishnan Sreenivas , Koen Bennebroek , Karthik Bhat , Stefano A. Pescador , David G. Reed , Brad W. Simeral , Edward M. Veeser
发明人： Krishnan Sreenivas , Koen Bennebroek , Karthik Bhat , Stefano A. Pescador , David G. Reed , Brad W. Simeral , Edward M. Veeser
IPC分类号： G06F13/00
CPC分类号： G09G5/363 , G09G2330/021 , G09G2340/02
摘要： One embodiment of the invention sets forth a technique for compressing and storing display data and optionally compressing and storing cursor data in a memory that is local to a graphics processing unit to reduce the power consumed by a mobile computing device when refreshing the screen. Compressing the display data and optionally the cursor data also reduces the relative cost of the invention by reducing the size of the local memory relative to the size that would be necessary if the display data were stored locally in uncompressed form. Thus, the invention may improve mobile computing device battery life, while keeping additional costs low.
摘要翻译：本发明的一个实施例提出了一种用于压缩和存储显示数据的技术，并且可选地将光标数据压缩并存储在图形处理单元本地的存储器中，以减少当刷新屏幕时由移动计算设备消耗的功率。如果显示数据以非压缩形式本地存储，则压缩显示数据和可选的光标数据也可以通过相对于所需尺寸减小本地存储器的大小来降低本发明的相对成本。因此，本发明可以改善移动计算设备的电池寿命，同时保持较低的成本。

26. 发明授权

US07920701B1 System and method for digital content protection 有权
标题翻译：数字内容保护的系统和方法
公开(公告)号：US07920701B1
公开(公告)日：2011-04-05
申请号：US11304408
申请日：2005-12-14
申请人： Michael Brian Cox , Henry Packard Moreton , Brian Keith Langendorf , David G. Reed
发明人： Michael Brian Cox , Henry Packard Moreton , Brian Keith Langendorf , David G. Reed
IPC分类号： H04N7/167
CPC分类号： H04N21/4367 , H04N21/42646 , H04N21/4325 , H04N21/4405 , H04N21/4408
摘要： A digital content system is disclosed. A security engine disposed in a bridge provides cryptographic services. Clear text digital data received from a central processing unit is encrypted and transferred via the bridge over unsecured data paths as cipher text.
摘要翻译：公开了数字内容系统。布置在桥中的安全引擎提供加密服务。从中央处理单元接收到的清除文本数字数据被加密并通过不安全数据路径作为密文通过桥传输。

27. 发明授权

US07882296B2 Deadlock avoidance in a bus fabric 有权
标题翻译：总线架构中的死锁避免
公开(公告)号：US07882296B2
公开(公告)日：2011-02-01
申请号：US12330515
申请日：2008-12-09
申请人： David G. Reed
发明人： David G. Reed
IPC分类号： G06F13/36 , G06F13/00
CPC分类号： G06F13/4036 , G06F13/1642
摘要： Circuits, apparatus, and methods for avoiding deadlock conditions in a bus fabric. One exemplary embodiment provides an address decoder for determining whether a received posted request is a peer-to-peer request. If it is, the posted request is sent as a non-posted request. A limit on the number of pending non-posted requests is maintained and not exceed, such that deadlock is avoided. Another exemplary embodiment provides an arbiter that tracks a number of pending posted requests. When the number pending posted requests reaches a predetermined or programmable level, a Block Peer-to-Peer signal is sent to the arbiter's clients, again avoiding deadlock.
摘要翻译：用于避免总线结构中死锁状况的电路，装置和方法。一个示例性实施例提供了一种地址解码器，用于确定接收到的发送的请求是否是对等请求。如果是，发布的请求将作为未发布的请求发送。对待处理的未发布的请求数量的限制将保持不超过，从而避免死锁。另一示例性实施例提供了一种仲裁器，其跟踪多个未决发布的请求。当等待发送的请求数量达到预定或可编程的级别时，块对等信号被发送给仲裁者的客户端，同时避免死锁。

28. 发明授权

US07876327B1 Power savings in a computing device during video playback 有权
标题翻译：视频播放期间计算设备的节能
公开(公告)号：US07876327B1
公开(公告)日：2011-01-25
申请号：US11614365
申请日：2006-12-21
申请人： Krishnan Sreenivas , Koen Bennebroek , Sanford S. Lum , Karthik Bhat , Stefano A. Pescador , David G. Reed , Brad W. Simeral , Edward M. Veeser
发明人： Krishnan Sreenivas , Koen Bennebroek , Sanford S. Lum , Karthik Bhat , Stefano A. Pescador , David G. Reed , Brad W. Simeral , Edward M. Veeser
IPC分类号： G06F13/00 , G09G5/36 , G09G5/37
CPC分类号： G09G5/363 , G09G5/393 , G09G5/397 , G09G2330/021 , G09G2340/125 , G09G2360/10 , G09G2360/121
摘要： Display data and video data are stored within a graphics processing unit to reduce power consumed by the computing device during video playback. Storing display data and video data within the GPU reduces power consumption, because bus transaction activity is reduced and the need to read data from a larger, common main memory is avoided.
摘要翻译：显示数据和视频数据被存储在图形处理单元内，以减少视频播放期间由计算设备消耗的功率。存储GPU内的显示数据和视频数据可以降低功耗，因为总线事务活动减少，并且避免了从更大的公共主存储器读取数据的需要。

29. 发明申请

US20090276597A1 MEMORY CONTROLLER-ADAPTIVE 1T/2T TIMING CONTROL 有权
标题翻译：内存控制器 - 自适应1T / 2T时序控制
公开(公告)号：US20090276597A1
公开(公告)日：2009-11-05
申请号：US12502628
申请日：2009-07-14
申请人： David G. Reed
发明人： David G. Reed
IPC分类号： G06F12/00 , G11C7/00
CPC分类号： G06F13/1684
摘要： Circuits, methods, and apparatus that adaptively control 1T and 2T timing for a memory controller interface. An embodiment of the present invention provides a first memory interface as well as an additional memory interface, each having a number of address and control lines. The address and control lines of the redundant memory interface may be individually enabled and disabled. If a line in the additional interface is enabled, it and its corresponding line in the first interface drive a reduced load and may operate at the higher 1T data rate. If a line in the additional interface is disabled, then its corresponding line in the first interface drives a higher load and may operate at the slower 2T data rate. In either case, the operating speed of the interface may also be considered in determining whether each line operates with 1T or 2T timing.
摘要翻译：自适应地控制1T和2T定时的存储器控制器接口的电路，方法和装置。本发明的实施例提供了第一存储器接口以及附加存储器接口，每个存储器接口具有多个地址和控制线。可以单独启用和禁用冗余存储器接口的地址和控制线。如果附加接口中的一条线路被使能，那么其第一个接口中的线路和相应的线路将减少负载，并可能以较高的1T数据速率工作。如果附加接口中的一条线路被禁用，则其第一个接口中的相应线路驱动较高的负载，并且可能以较慢的2T数据速率运行。在任一种情况下，在确定每条线路是否以1T或2T定时运行时，也可考虑接口的工作速度。

30. 发明授权

US07495985B1 Method and system for memory thermal load sharing using memory on die termination 有权
公开(公告)号：US07495985B1
公开(公告)日：2009-02-24
申请号：US10973519
申请日：2004-10-25
申请人： David G. Reed , Brad W. Simeral , Roman Surgutchik , Joshua Titus
发明人： David G. Reed , Brad W. Simeral , Roman Surgutchik , Joshua Titus
IPC分类号： G11C7/04
CPC分类号： G11C7/1051 , G11C7/04 , G11C7/1057 , G11C7/1078 , G11C7/109
摘要： Memory component temperature information is used to implement a method for ODT (on die termination) thermal load management. A respective temperature of a plurality of memory components are accessed, and based on this temperature, an ODT cycle is directed to a first of the memory components to avoid imposing a thermal load from the ODT cycle on a second of the memory components.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式