专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明申请

US20080104480A1 METHOD FOR PROCESSING NOISE INTERFERENCE 有权
标题翻译：处理噪声干扰的方法
公开(公告)号：US20080104480A1
公开(公告)日：2008-05-01
申请号：US11960555
申请日：2007-12-19
申请人： Pao-Ching TSENG , Shu-Fang Tsai , Chuan Liu
发明人： Pao-Ching TSENG , Shu-Fang Tsai , Chuan Liu
IPC分类号： G06F11/10
CPC分类号： H04L1/0061 , G06F11/1004 , G11B20/18 , G11B2020/1843 , G11B2220/2516 , H04L1/18
摘要： A method for processing noise interference in a serial AT Attachment (SATA) interface. The method includes the steps of detecting whether there is an error in CRC (Cyclic Redundancy Check) checksum or whether an R_ERR primitive (reception error primitive) is received, detecting whether a FIS (Frame Information Structure) is a data type if there is any error and returning back to error state detecting step if there is no any error, detecting whether the FIS is a ATAPI packet command CDB (Command Descriptor Block) when the FIS is the data format, and writing a special tag to the CDB and returning back to the error detecting step.
摘要翻译：一种用于处理串行AT附件（SATA）接口中噪声干扰的方法。该方法包括以下步骤：检测CRC（循环冗余校验）校验和是否接收到R_ERR原语（接收错误原语）是否存在错误，检测FIS（帧信息结构）是否为数据类型，如果有任何错误，如果没有任何错误，返回到错误状态检测步骤，当FIS是数据格式时，检测FIS是否是ATAPI包命令CDB（命令描述符块），并将特殊标签写入CDB并返回到错误检测步骤。

22. 发明授权

US07343545B2 Method for processing noise interference 有权
公开(公告)号：US07343545B2
公开(公告)日：2008-03-11
申请号：US11039948
申请日：2005-01-24
申请人： Pao-Ching Tseng , Shu-Fang Tsai , Chuan Liu
发明人： Pao-Ching Tseng , Shu-Fang Tsai , Chuan Liu
IPC分类号： G11C29/00
CPC分类号： H04L1/0061 , G06F11/1004 , G11B20/18 , G11B2020/1843 , G11B2220/2516 , H04L1/18
摘要： A method for processing noise interference in a serial AT Attachment (SATA) interface. The method includes the steps of detecting whether there is an error in CRC (Cyclic Redundancy Check) checksum or whether an R_ERR primitive (reception error primitive) is received, detecting whether a FIS (Frame Information Structure) is a data type if there is any error and returning back to error state detecting step if there is no any error, detecting whether the FIS is a ATAPI packet command CDB (Command Descriptor Block) when the FIS is the data format, and writing a special tag to the CDB and returning back to the error detecting step.

23. 发明申请

US20080028265A1 Method for processing noise interference 有权
标题翻译：噪声干扰处理方法
公开(公告)号：US20080028265A1
公开(公告)日：2008-01-31
申请号：US11889152
申请日：2007-08-09
申请人： Pao-Ching Tseng , Shu-Fang Tsai , Chuan Liu
发明人： Pao-Ching Tseng , Shu-Fang Tsai , Chuan Liu
IPC分类号： G06F11/00
CPC分类号： H04L1/0061 , G06F11/1004 , G11B20/18 , G11B2020/1843 , G11B2220/2516 , H04L1/18
摘要： A method for processing noise interference in a serial AT Attachment (SATA) interface. The method includes the steps of detecting whether there is an error in CRC (Cyclic Redundancy Check) checksum or whether an R_ERR primitive (reception error primitive) is received, detecting whether a FIS (Frame Information Structure) is a data type if there is any error and returning back to error state detecting step if there is no any error, detecting whether the FIS is a ATAPI packet command CDB (Command Descriptor Block) when the FIS is the data format, and writing a special tag to the CDB and returning back to the error detecting step.
摘要翻译：一种用于处理串行AT附件（SATA）接口中噪声干扰的方法。该方法包括以下步骤：检测CRC（循环冗余校验）校验和是否接收到R_ERR原语（接收错误原语）是否存在错误，检测FIS（帧信息结构）是否为数据类型，如果有任何错误，如果没有任何错误，返回到错误状态检测步骤，当FIS是数据格式时，检测FIS是否是ATAPI包命令CDB（命令描述符块），并将特殊标签写入CDB并返回到错误检测步骤。

24. 发明申请

US20070226385A1 Substitute SATA host for communicating with a SATA device 有权
标题翻译：替代SATA主机与SATA设备进行通信
公开(公告)号：US20070226385A1
公开(公告)日：2007-09-27
申请号：US11277225
申请日：2006-03-22
申请人： Chuan Liu , Pao-Ching Tseng , Po-Ching Lu
发明人： Chuan Liu , Pao-Ching Tseng , Po-Ching Lu
IPC分类号： G06F13/38
CPC分类号： G06F13/385
摘要： A method of communicating with a serial advanced technology attachment (SATA) device by using a substitute SATA host comprises establishing a physical layer connection between the SATA device and the substitute SATA host; the substitute SATA host transmitting commands and data to the SATA device when a busy flag of the SATA device is set (BSY=1); and the SATA device communicating with the substitute SATA host in response to receiving the commands and data.
摘要翻译：通过使用替代SATA主机与串行高级技术附件（SATA）设备进行通信的方法包括在SATA设备和替代SATA主机之间建立物理层连接; 替代SATA主机在设置SATA设备的忙标志（BSY = 1）时向SATA设备发送命令和数据; 并且SATA设备响应于接收到命令和数据与替代SATA主机通信。

25. 发明申请

US20070189619A1 SATA primitive prediction and correction 有权
标题翻译： SATA原始预测和校正
公开(公告)号：US20070189619A1
公开(公告)日：2007-08-16
申请号：US11456077
申请日：2006-07-06
申请人： Chuan Liu , Pao-Ching Tseng
发明人： Chuan Liu , Pao-Ching Tseng
IPC分类号： G06K9/36
CPC分类号： G06F11/1004
摘要： A method of correcting corrupted primitives transmitted between a serial advanced technology attachment (SATA) host and a SATA device includes detecting the presence of a corrupted primitive; analyzing a current state, a previously transmitted primitive, or a previously received primitive; selecting at least one candidate primitive according to at least one of the current state, the previously transmitted primitive, and the previously received primitive; predicting the identity of the corrupted primitive according to at least one candidate primitive and the corrupted primitive; and replacing the corrupted primitive with the predicted primitive.
摘要翻译：一种校正在串行高级技术附件（SATA）主机和SATA设备之间传输的损坏的原语的方法包括检测损坏的原语的存在; 分析当前状态，先前传输的原语或先前接收的原语; 根据当前状态，先前传输的原语和先前接收到的原语中的至少一个，选择至少一个候选基元; 根据至少一个候选原语和损坏的原语预测损坏的原语的身份; 并用预测的原语替换被破坏的原语。

26. 发明申请

US20050254610A1 Signal detection apparatus and method thereof 有权
标题翻译：信号检测装置及其方法
公开(公告)号：US20050254610A1
公开(公告)日：2005-11-17
申请号：US11125475
申请日：2005-05-10
申请人： Chuan Liu , Chuan-Cheng Hsiao , Pao-Ching Tseng
发明人： Chuan Liu , Chuan-Cheng Hsiao , Pao-Ching Tseng
IPC分类号： G06F11/00 , G06F13/38 , H04L7/00
CPC分类号： G06F13/385
摘要： The invention discloses a signal detection apparatus and method thereof for detecting whether an input signal of a set of serial ATA signals is an out of band (OOB) signal. The signal detection apparatus includes a calibrated clock generation device, a signal processor, and a logic determination device. The calibrated clock generation device generates a sampling clock signal according to a predetermined clock signal. The signal processor generates a plurality of detection results based on the sampling clock signal and the input signal. The logic determination device receives the plural of detection results and determines whether the input signal is the OOB signal.
摘要翻译：本发明公开了一种用于检测一组串行ATA信号的输入信号是否为带外（OOB）信号的信号检测装置及其方法。信号检测装置包括校准时钟产生装置，信号处理器和逻辑判定装置。校准时钟产生装置根据预定的时钟信号产生采样时钟信号。信号处理器基于采样时钟信号和输入信号产生多个检测结果。逻辑判定装置接收多个检测结果，并判断输入信号是否为OOB信号。

27. 发明授权

US08838691B2 Data de-duplication in service oriented architecture and web services environment 有权
标题翻译：面向服务的架构和Web服务环境中的重复数据删除
公开(公告)号：US08838691B2
公开(公告)日：2014-09-16
申请号：US13537917
申请日：2012-06-29
申请人： Chuan Liu , Hang Xiao , Ming Yan , Jean X. Yu
发明人： Chuan Liu , Hang Xiao , Ming Yan , Jean X. Yu
IPC分类号： G06F15/16
CPC分类号： G06F15/16 , H04L67/02 , H04L69/04
摘要： A mechanism is provided in a data processing system for de-duplication in a Web services environment. Responsive to receiving a signature for a portion of a request message from a client, the mechanism performs a query in a bit stream repository to determine whether the portion of the request message has been previously received. Responsive to determining the portion of the message has been previously received, the mechanism retrieves the portion of the message from the bit stream repository. The mechanism notifies the client that the portion of the message has been previously received such that the client does not send the portion of the message.
摘要翻译：在Web服务环境中用于重复数据删除的数据处理系统中提供了一种机制。响应于从客户端接收请求消息的一部分的签名，该机制在位流存储库中执行查询以确定请求消息的部分是否已经被先前接收。先前已经接收到响应于确定消息的部分，机制从比特流存储库中检索消息的一部分。该机制通知客户消息的部分已经被先前接收到，使得客户端不发送消息的该部分。

28. 发明申请

US20090168943A1 CLOCK GENERATION DEVICES AND METHODS 有权
标题翻译：时钟生成装置和方法
公开(公告)号：US20090168943A1
公开(公告)日：2009-07-02
申请号：US12328819
申请日：2008-12-05
申请人： Kuan-Hua Chao , Chuan Liu , Tse-Hsiang Hsu
发明人： Kuan-Hua Chao , Chuan Liu , Tse-Hsiang Hsu
IPC分类号： H04L7/00
CPC分类号： H03L7/07
摘要： A clock generation device provided for a transmitter is provided and comprises a clock generator, a calculator and a first phase locked loop (PLL) circuit. The clock generator generates a first clock signal. The calculator calculates a frequency difference between the first and second clock signals. The first PLL circuit generates an output clock signal according to a first reference clock signal related to the first clock signal, and a frequency of the output clock signal is changed according to the frequency difference. The transmitter transmits data according to the output clock signal.
摘要翻译：提供了一种用于发射机的时钟发生装置，包括时钟发生器，计算器和第一锁相环（PLL）电路。时钟发生器产生第一个时钟信号。计算器计算第一和第二时钟信号之间的频率差。第一PLL电路根据与第一时钟信号相关的第一参考时钟信号产生输出时钟信号，并且输出时钟信号的频率根据频率差而改变。发射机根据输出时钟信号发送数据。

29. 发明授权

US07272673B2 Signal generating circuit capable of generating a validation signal and related method thereof 有权
标题翻译：能产生验证信号的信号发生电路及其相关方法
公开(公告)号：US07272673B2
公开(公告)日：2007-09-18
申请号：US11163899
申请日：2005-11-03
申请人： Chuan Liu , Chuan-Cheng Hsiao , Jeng-Horng Tsai
发明人： Chuan Liu , Chuan-Cheng Hsiao , Jeng-Horng Tsai
IPC分类号： G06F3/00
CPC分类号： G06F13/385
摘要： A signal generating system for generating a validation signal includes: a phase lock loop (PLL) for locking an output clock to a specific clock frequency; and a digital signal generation circuit. The digital signal generating circuit includes: a triggering circuit, electrically coupled to the PLL, for determining whether the output clock of the PLL is in a frequency range, and outputting a triggering signal if the output clock is in a frequency range; and a signal generating device, electrically coupled to the triggering circuit and the PLL, for generating the validation signal according to the output clock when receiving the triggering signal; wherein before the output clock is in the frequency range, the PLL continuously outputs the output clock.
摘要翻译：用于产生确认信号的信号发生系统包括：用于将输出时钟锁定到特定时钟频率的锁相环（PLL）; 和数字信号发生电路。数字信号发生电路包括：电耦合到PLL的用于确定PLL的输出时钟是否在频率范围内的触发电路，以及如果输出时钟在频率范围内则输出触发信号; 以及信号发生装置，电耦合到所述触发电路和所述PLL，用于当接收到所述触发信号时根据所述输出时钟产生所述有效信号; 其中在输出时钟处于频率范围之前，PLL连续输出输出时钟。

30. 发明申请

US20140006498A1 Data De-Duplication in Service Oriented Architecture and Web Services Environment 有权
标题翻译：面向服务的架构和Web服务环境中的数据重复
公开(公告)号：US20140006498A1
公开(公告)日：2014-01-02
申请号：US13537917
申请日：2012-06-29
申请人： Chuan Liu , Hang Xiao , Ming Yan , Jean X. Yu
发明人： Chuan Liu , Hang Xiao , Ming Yan , Jean X. Yu
IPC分类号： G06F15/16
CPC分类号： G06F15/16 , H04L67/02 , H04L69/04
摘要： A mechanism is provided in a data processing system for de-duplication in a Web services environment. Responsive to receiving a signature for a portion of a request message from a client, the mechanism performs a query in a bit stream repository to determine whether the portion of the request message has been previously received. Responsive to determining the portion of the message has been previously received, the mechanism retrieves the portion of the message from the bit stream repository. The mechanism notifies the client that the portion of the message has been previously received such that the client does not send the portion of the message.
摘要翻译：在Web服务环境中用于重复数据删除的数据处理系统中提供了一种机制。响应于从客户端接收请求消息的一部分的签名，该机制在位流存储库中执行查询以确定请求消息的部分是否已经被先前接收。先前已经接收到响应于确定消息的部分，机制从比特流存储库中检索消息的一部分。该机制通知客户消息的部分已经被先前接收到，使得客户端不发送消息的该部分。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式