专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明授权

US08250331B2 Operating system virtual memory management for hardware transactional memory 有权
标题翻译：硬件事务内存的操作系统虚拟内存管理
公开(公告)号：US08250331B2
公开(公告)日：2012-08-21
申请号：US12493161
申请日：2009-06-26
申请人： Koichi Yamada , Gad Sheaffer , Ali-Reza Adl-Tabatabai , Landy Wang , Martin Taillefer , Arun Kishan , David Callahan , Jan Gray , Vadim Bassin
发明人： Koichi Yamada , Gad Sheaffer , Ali-Reza Adl-Tabatabai , Landy Wang , Martin Taillefer , Arun Kishan , David Callahan , Jan Gray , Vadim Bassin
IPC分类号： G06F12/00 , G06F13/00 , G06F13/28 , G06F9/26 , G06F9/34 , G06F9/455 , G06F9/46
CPC分类号： G06F12/1045 , G06F12/0815
摘要： Operating system virtual memory management for hardware transactional memory. A method may be performed in a computing environment where an application running on a first hardware thread has been in a hardware transaction, with transactional memory hardware state in cache entries correlated by memory hardware when data is read from or written to data cache entries. The data cache entries are correlated to physical addresses in a first physical page mapped from a first virtual page in a virtual memory page table. The method includes an operating system deciding to unmap the first virtual page. As a result, the operating system removes the mapping of the first virtual page to the first physical page from the virtual memory page table. As a result, the operating system performs an action to discard transactional memory hardware state for at least the first physical page. Embodiments may further suspend hardware transactions in kernel mode. Embodiments may further perform soft page fault handling without aborting a hardware transaction, resuming the hardware transaction upon return to user mode, and even successfully committing the hardware transaction.
摘要翻译：硬件事务内存的操作系统虚拟内存管理。可以在运行在第一硬件线程上的应用程序已经处于硬件事务中的计算环境中执行一种方法，当数据从数据高速缓存条目读取或写入数据高速缓存条目时，高速缓存条目中的事务性存储器硬件状态由存储器硬件相关联。数据高速缓存条目与从虚拟存储器页表中的第一虚拟页面映射的第一物理页面中的物理地址相关联。该方法包括决定取消映射第一虚拟页面的操作系统。结果，操作系统从虚拟存储器页表移除第一虚拟页面到第一物理页面的映射。结果，操作系统执行至少第一物理页丢弃事务存储器硬件状态的动作。实施例可以进一步挂起内核模式下的硬件事务。实施例可以进一步执行软页错误处理，而不中止硬件事务，在返回到用户模式时恢复硬件事务，甚至成功地提交硬件事务。

22. 发明申请

US20100332768A1 FLEXIBLE READ- AND WRITE-MONITORED AND BUFFERED MEMORY BLOCKS 审中-公开
标题翻译：灵活的读和写监视和缓冲存储块
公开(公告)号：US20100332768A1
公开(公告)日：2010-12-30
申请号：US12493162
申请日：2009-06-26
申请人： Jan Gray , David Callahan , Burton Jordan Smith , Gad Sheaffer , Ali-Reza Adl-Tabatabai , Vadim Bassin , Robert Y. Geva
发明人： Jan Gray , David Callahan , Burton Jordan Smith , Gad Sheaffer , Ali-Reza Adl-Tabatabai , Vadim Bassin , Robert Y. Geva
IPC分类号： G06F12/08
CPC分类号： G06F11/362 , G06F12/0815
摘要： A computing system includes a number of threads. The computing system is configured to allow for monitoring and testing memory blocks in a cache memory to determine effects on memory blocks by various agents. The system includes a processor. The processor includes a mechanism implementing an instruction set architecture including instructions accessible by software. The instructions are configured to: set per-hardware-thread, for a first thread, memory access monitoring indicators for a plurality of memory blocks, and test whether any monitoring indicator has been reset by the action of a conflicting memory access by another agent. The processor further includes mechanism configured to: detect conflicting memory accesses by other agents to the monitored memory blocks, and upon such detection of a conflicting access, reset access monitoring indicators corresponding to memory blocks having conflicting memory accesses, and remember that at least one monitoring indicator has been so reset.
摘要翻译：计算系统包括多个线程。计算系统被配置为允许监视和测试高速缓冲存储器中的存储器块以确定各种代理对存储器块的影响。该系统包括一个处理器。处理器包括实现包括可由软件访问的指令的指令集架构的机制。所述指令被配置为：针对第一线程设置每个硬件线程，用于多个存储器块的存储器访问监视指示符，以及通过另一代理器的冲突的存储器访问的动作来测试是否已经重置了任何监视指示符。所述处理器还包括被配置为：检测由所述被监视的存储器块的其他代理的冲突的存储器访问，并且在这种检测到冲突访问时，对应于具有冲突的存储器访问的存储器块的复位访问监视指示器，并且记住至少一个监视指示灯已经重置。

23. 发明申请

US20100332716A1 METAPHYSICALLY ADDRESSED CACHE METADATA 有权
标题翻译：特别地址缓存元数据
公开(公告)号：US20100332716A1
公开(公告)日：2010-12-30
申请号：US12493165
申请日：2009-06-26
申请人： Gad Sheaffer , David Callahan , Jan Gray , Ali-Reza Adl-Tabatabai , Shlomo Raikin
发明人： Gad Sheaffer , David Callahan , Jan Gray , Ali-Reza Adl-Tabatabai , Shlomo Raikin
IPC分类号： G06F12/08 , G06F17/30 , G06F12/00 , G06F12/02
CPC分类号： G06F17/30997 , G06F12/0802 , G06F12/109
摘要： Storing metadata that is disjoint from corresponding data by storing the metadata to the same address as the corresponding data but in a different address space. A metadata store instruction includes a storage address for the metadata. The storage address is the same address as that for data corresponding to the metadata, but the storage address when used for the metadata is implemented in a metadata address space while the storage address, when used for the corresponding data is implemented in a different data address space. As a result of executing the metadata store instruction, the metadata is stored at the storage address. A metadata load instruction includes the storage address for the metadata. As a result of executing the metadata load instruction, the metadata stored at the address is received. Some embodiments may further implement a metadata clear instruction which clears any entries in the metadata address space.
摘要翻译：通过将元数据存储到与相应数据相同的地址但在不同的地址空间中，存储与相应数据不相关的元数据。元数据存储指令包括元数据的存储地址。存储地址与对应于元数据的数据的地址相同，但是当用于元数据的存储地址被实现在元数据地址空间中，而当用于相应数据的存储地址被实现在不同的数据地址空间。作为执行元数据存储指令的结果，元数据被存储在存储地址处。元数据加载指令包括元数据的存储地址。作为执行元数据加载指令的结果，接收存储在地址处的元数据。一些实施例可以进一步实现清除元数据地址空间中的任何条目的元数据清除指令。

24. 发明申请

US20100332538A1 HARDWARE ACCELERATED TRANSACTIONAL MEMORY SYSTEM WITH OPEN NESTED TRANSACTIONS 有权
标题翻译：具有开放式交易的硬件加速交易记忆系统
公开(公告)号：US20100332538A1
公开(公告)日：2010-12-30
申请号：US12495582
申请日：2009-06-30
申请人： Jan Gray , Martin Taillefer , Yosseff Levanoni , Ali-Reza Adl-Tabatabai , Dave Detlefs , Michael Magruder , David Callahan
发明人： Jan Gray , Martin Taillefer , Yosseff Levanoni , Ali-Reza Adl-Tabatabai , Dave Detlefs , Michael Magruder , David Callahan
IPC分类号： G06F17/30
CPC分类号： G06F17/30377
摘要： Hardware assisted transactional memory system with open nested transactions. Some embodiments described herein implement a system whereby hardware acceleration of transactions can be accomplished by implementing open nested transaction in hardware which respect software locks such that a top level transaction can be implemented in software, and thus not be limited by hardware constraints typical when using hardware transactional memory systems.
摘要翻译：具有开放嵌套交易的硬件辅助事务内存系统。这里描述的一些实施例实现了一种系统，其中可以通过在硬件中实现开放式嵌套事务来实现事务的硬件加速，这些交易涉及软件锁定，使得顶级事务可以以软件实现，并且因此不受硬件约束的限制事务性存储系统。

25. 发明授权

US08229907B2 Hardware accelerated transactional memory system with open nested transactions 有权
标题翻译：硬件加速事务内存系统与开放嵌套事务
公开(公告)号：US08229907B2
公开(公告)日：2012-07-24
申请号：US12495582
申请日：2009-06-30
申请人： Jan Gray , Martin Taillefer , Yosseff Levanoni , Ali-Reza Adl-Tabatabai , Dave Detlefs , Michael Magruder , David Callahan
发明人： Jan Gray , Martin Taillefer , Yosseff Levanoni , Ali-Reza Adl-Tabatabai , Dave Detlefs , Michael Magruder , David Callahan
IPC分类号： G06F7/00
CPC分类号： G06F17/30377
摘要： Hardware assisted transactional memory system with open nested transactions. Embodiments include a system whereby hardware acceleration of transactions can be accomplished by implementing open nested transaction in hardware which respect software locks such that a top level transaction can be implemented in software, and thus not be limited by hardware constraints typical when using hardware transactional memory systems.
摘要翻译：具有开放嵌套交易的硬件辅助事务内存系统。实施例包括一种系统，其中可以通过在硬件中实现开放式嵌套事务来实现事务的硬件加速，这些交易涉及软件锁定，使得顶级事务可以以软件实现，因此不受硬件事务存储器系统典型的硬件约束的限制。

26. 发明授权

US08959517B2 Cancellation mechanism for cancellable tasks including stolen task and descendent of stolen tasks from the cancellable taskgroup 有权
标题翻译：可取消任务的取消机制，包括被盗任务和来自可撤销任务组的被盗任务的后代
公开(公告)号：US08959517B2
公开(公告)日：2015-02-17
申请号：US12481770
申请日：2009-06-10
申请人： William R. Messmer , David Callahan , Paul F. Ringseth , Niklas Gustafsson
发明人： William R. Messmer , David Callahan , Paul F. Ringseth , Niklas Gustafsson
IPC分类号： G06F9/46 , G06F9/48
CPC分类号： G06F9/4881 , G06F9/46 , G06F9/461 , G06F9/4843
摘要： A scheduler in a process of a computer system schedules tasks of a task group for concurrent execution by multiple execution contexts. The scheduler provides a mechanism that allows the task group to be cancelled by an arbitrary execution context or an asynchronous error state. When a task group is cancelled, the scheduler sets a cancel indicator in each execution context that is executing tasks corresponding to the cancelled task group and performs a cancellation process on each of the execution contexts where a cancel indicator is set. The scheduler also creates local aliases to allow task groups to be used without synchronization by execution contexts that are not directly bound to the task groups.
摘要翻译：计算机系统进程中的调度器调度任务组的任务，用于多个执行上下文的并发执行。调度程序提供了允许任务组被任意执行上下文或异步错误状态取消的机制。当任务组被取消时，调度器在执行对应于被取消的任务组的任务的执行上下文中设置取消指示符，并且对设置了取消指示符的每个执行上下文执行取消处理。调度程序还创建本地别名，以允许不直接绑定到任务组的执行上下文同时使用任务组。

27. 发明授权

US08887162B2 Persistent local storage for processor resources 有权
标题翻译：用于处理器资源的持久本地存储
公开(公告)号：US08887162B2
公开(公告)日：2014-11-11
申请号：US12336546
申请日：2008-12-17
申请人： Paul F. Ringseth , Rick Molloy , Niklas Gustafsson , David Callahan
发明人： Paul F. Ringseth , Rick Molloy , Niklas Gustafsson , David Callahan
IPC分类号： G06F12/00 , G06F9/50 , G06F9/48
CPC分类号： G06F9/5016 , G06F9/485 , G06F2212/254 , G06F2212/2542
摘要： Local storage may be allocated for each processing resource in a process of a computer system. Each processing resource may be virtualized and may have a one-to-one or a many-to-one correspondence with with physical processors. The contents of each local storage persist across various execution contexts that are executed by a corresponding processing resource. Each local storage may be accessed without synchronization (e.g., locks) by each execution context that is executed on a corresponding processing resource. The local storages provide the ability to segment data and store and access the data without synchronization. The local storages may be used to implement lock-free techniques such as a generalized reduction where a set of values is combined through an associative operator.
摘要翻译：可以在计算机系统的过程中为每个处理资源分配本地存储。每个处理资源可以被虚拟化，并且可以与物理处理器具有一对一或多对一的对应关系。每个本地存储器的内容在由相应的处理资源执行的各种执行上下文之间保持。可以通过在相应的处理资源上执行的每个执行上下文来访问每个本地存储器而不进行同步（例如，锁定）。本地存储提供分段数据并存储和访问数据而无需同步的功能。本地存储器可以用于实现无锁技术，例如通过关联运算符组合一组值的广义减少。

28. 发明授权

US08271768B2 Concurrent handling of exceptions in received aggregate exception structure with supplied exception handlers and marking handled exceptions 有权
标题翻译：在接收到的聚合异常结构中并发处理异常，并提供异常处理程序和标记处理的异常
公开(公告)号：US08271768B2
公开(公告)日：2012-09-18
申请号：US12948564
申请日：2010-11-17
申请人： John Joseph Duffy , David Callahan , David Detlefs , Vance Morrison , Brian Grunkemeyer , Eric Dean Tribble
发明人： John Joseph Duffy , David Callahan , David Detlefs , Vance Morrison , Brian Grunkemeyer , Eric Dean Tribble
IPC分类号： G06F9/40
CPC分类号： G06F9/4812 , G06F9/52 , G06F2209/481
摘要： Various technologies and techniques are disclosed for providing concurrent exception handling. When one or more exceptions are received from concurrent workers, one or more exception handler functions are supplied. For each respective exception in the exception results, determine if the respective exception is one of a kind of exceptions handled by the one or more exception handler functions. If the respective exception is one of a kind handled by the exception handler functions, then run a particular handler of the exception handler functions and mark the respective exception as handled. Any unhandled exceptions are then processed appropriately. In one implementation, a collection of input data is processed to produce a collection of output results, with the exceptions being interleaved with other output results. In another implementation, a particular exception is selected that represents the multiple exceptions. The selected one particular exception is then thrown.
摘要翻译：公开了用于提供并发异常处理的各种技术和技术。当从并发工作者接收到一个或多个异常时，提供一个或多个异常处理函数。对于异常结果中的每个异常，确定相应的异常是否是由一个或多个异常处理函数处理的一种异常之一。如果相应的异常是由异常处理函数处理的异常之一，则运行异常处理函数的特定处理程序，并将相应异常标记为已处理。然后适当处理任何未处理的异常。在一个实现中，处理输入数据的集合以产生输出结果的集合，除了与其他输出结果交错。在另一个实现中，选择表示多个异常的特定异常。然后抛出所选的一个特殊异常。

29. 发明申请

US20090007137A1 Order preservation in data parallel operations 有权
标题翻译：数据并行操作中的订单保存
公开(公告)号：US20090007137A1
公开(公告)日：2009-01-01
申请号：US11823167
申请日：2007-06-27
申请人： John Joseph Duffy , David Callahan , Edward George Essey
发明人： John Joseph Duffy , David Callahan , Edward George Essey
IPC分类号： G06F9/46
CPC分类号： G06F8/456
摘要： Various technologies and techniques are disclosed for preserving input element ordering in data parallel operations. This ordering may be based on element ordinal position in the input or a programmer-specified key-selection routine that generates sortable keys for each input element. Complex data parallel operations are re-written to contain individual data parallel operations that introduce partitioning and merging. Each partition is then processed independently in parallel. The system ensures that downstream operations remember ordering information established by certain other operations, using techniques that vary depending upon which categories the consumer operations are in. Data is merged back into one output stream using a final merge process that is aware of the ordering established among data elements.
摘要翻译：公开了用于在数据并行操作中保持输入元件排序的各种技术和技术。该排序可以基于输入中的元素顺序位置或编程器指定的密钥选择例程，其为每个输入元素生成可排序的密钥。重写复杂数据并行操作以包含引入分区和合并的各个数据并行操作。然后并行地对每个分区进行独立处理。系统确保下游操作记住通过某些其他操作建立的订购信息，使用根据消费者操作的哪些类别而变化的技术。使用最终合并过程将数据合并回到一个输出流中，该最终合并过程意识到在数据元素。

30. 发明申请

US20080046020A1 MEDICAL DEVICE INTERFACE SYSTEM WITH AUTOMATIC RATE THRESHOLD ADJUSTMENT 有权
标题翻译：具有自动速率阈值调整的医疗设备接口系统
公开(公告)号：US20080046020A1
公开(公告)日：2008-02-21
申请号：US11856558
申请日：2007-09-17
申请人： Les Peterson , Paula Dieterle , Par Lindh , James Kalgren , James Gilkerson , Dorothy Naumann , Kenneth Persen , Mark Schwartz , Allan Koshiol , Tala Bynum , David Callahan
发明人： Les Peterson , Paula Dieterle , Par Lindh , James Kalgren , James Gilkerson , Dorothy Naumann , Kenneth Persen , Mark Schwartz , Allan Koshiol , Tala Bynum , David Callahan
IPC分类号： A61N1/02
CPC分类号： A61N1/37247 , A61N1/3993 , G06F19/00 , Y10S128/903
摘要： A medical device programmer graphical user interface, wherein the graphical user interface provides a programmer user with a method of automatically adjusting parameters to be programmed to a medical device in direct response to a user modifying related parameters that are to be programmed to the medical device. The programming interface implements the method in response to the programmer user's use of slide controllers on the programmer display screen to adjust parameters. In response to the on screen parameter changes implemented by the user via slide controller movement, the programmer automatically adjusts related parameters on the display screen by moving slide controllers for related parameters. This automatic adjustment by the programmer graphically illustrates to the user the automatic adjustments being made to the related parameters. The automatic adjustment also graphically illustrates the relationship between parameters being adjusted by the programmer user and the related parameters that are automatically adjusted by the programmer. In response to on screen parameter changes, the system graphically illustrates the parameter values that are changed and those that are programmed to the medical device and those that would cause unsafe condition in the medical device if programmed. The method also prevents the programming to the medical device the parameters that would cause an unsafe condition.
摘要翻译：一种医疗设备编程器图形用户界面，其中所述图形用户界面向程序员用户提供一种自动调整要编程到医疗设备的参数的方法，所述参数直接响应于用户修改要编程到所述医疗设备的相关参数。编程接口实现方法，以响应程序员用户在编程器显示屏幕上使用滑动控制器来调整参数。响应于用户通过滑动控制器移动实现的屏幕上参数更改，程序员通过移动相关参数的滑块控制器自动调整显示屏幕上的相关参数。程序员的这种自动调整以图形方式向用户说明对相关参数进行的自动调整。自动调整还以图形方式说明了由程序员用户调整的参数与由程序员自动调整的相关参数之间的关系。响应于屏幕参数更改，系统以图形方式说明了已更改的参数值以及编程到医疗设备的参数值，以及在编程时会导致医疗设备中不安全状态的参数值。该方法还可以防止对医疗设备编程将导致不安全状态的参数。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式