会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 23. 发明授权
    • Digital filter circuit
    • 数字滤波电路
    • US5222035A
    • 1993-06-22
    • US706389
    • 1991-05-28
    • Junko NakaseHirotsugu Kojima
    • Junko NakaseHirotsugu Kojima
    • H03H17/00H03H17/02H03H17/06
    • H03H17/0286H03H17/06
    • When each sample is expressed by digital signals of 8 bits, 8 bits constituting each of the digital signals are divided into data of upper 5 bits including the most significant bit, and data of lower 4 bits including the least significant bit. These two data are respectively inputted to two filter circuit units, and are simultaneously subjected to a filtering process separately. Outputs of these two filter circuit units are inputted to an adder. In the adder, the output of the filter circuit unit being data of upper 5 bits subjected to a filtering process is weighted by a factor of 2 to the 4th power, and the weighted output is added to the output of the other filter circuit unit. The results of adding are outputted from the adder as signals obtained by the original digital signals of 8 bits subjected to the filtering process. Since the number of bits of individual data is made small by the division, the operation speed of computing elements and the number of times of recursive or multiple uses of computing elements are increased so that the circuit scale of the entire filter circuit can be reduced.
    • 当每个采样由8位的数字信号表示时,构成每个数字信号的8位被分成包括最高有效位的高5位的数据和包括最低有效位的低4位的数据。 这两个数据分别输入到两个滤波电路单元,并分别同时进行滤波处理。 这两个滤波器电路单元的输出被输入到加法器。 在加法器中,作为经过滤波处理的高5位的数据的滤波器电路单元的输出被加权为2倍至4倍,加权输出相加于另一个滤波电路单元的输出。 从作为滤波处理的8位的原始数字信号得到的信号,从加法器输出相加结果。 由于通过除法使个别数据的位数变小,所以计算单元的运算速度和运算单元的递归或多次使用次数增加,从而可以减小整个滤波电路的电路规模。
    • 24. 发明授权
    • High speed digital signal processor capable of achieving realtime
operation
    • 能实现实时操作的高速数字信号处理器
    • US4945506A
    • 1990-07-31
    • US324830
    • 1989-03-17
    • Toru BajiHirotsugu KojimaNario SumiYoshimune HagiwaraShinya Ohba
    • Toru BajiHirotsugu KojimaNario SumiYoshimune HagiwaraShinya Ohba
    • G06F17/10G06F17/16
    • G06F17/16
    • A digital signal processor for computing a vector product between a column vector input signal including a plurality of data items (x0, x1, x2, . . . , x7) and a matrix including a predetermined number of coefficient data items so as to produce a column vector output signal including a plurality of data items (y0, y1, y2, . . . , y7). In a first cycle, the leading data x0 of the column vector input signal is stored in a first store unit (Rin), whereas during this period of time, in a second cycle shorter in time than the first cycle, the data items (c0, c1, c2, . . . , c7) in the row direction constituting a first portion of the matrix are sequentially read out such that both data items are multiplied, thereby storing the multiplication results in an accumulator. A similar data processing is repeatedly executed so as to obtain, based on the outputs from the accumulator, a column vector output signal constituted by the plurality of data items (y0, y1, y2, . . . , y7).
    • 一种数字信号处理器,用于在包括多个数据项(x0,x1,x2,...,x7)的列向量输入信号和包括预定数量的系数数据项的矩阵之间计算矢量积,以便产生 列向量输出信号包括多个数据项(y0,y1,y2,...,y7)。 在第一周期中,列向量输入信号的前导数据x0存储在第一存储单元(Rin)中,而在该时间段内,在比第一周期更短的第二周期中,数据项(c0 顺序地读取构成矩阵的第一部分的行方向的c1,c1,c2,...,c7),使得两个数据项被相乘,从而将乘法结果存储在累加器中。 重复执行类似的数据处理,以便基于来自累加器的输出,获得由多个数据项(y0,y1,y2,...,y7)构成的列向量输出信号。